Verilog Reference Guide

Foundation Express with Verilog HDL

Description Styles

Structural Descriptions

Expressions

Functional Descriptions

Register and Three-State Inference

Foundation Express Directives

Writing Circuit Descriptions

Verilog Syntax

Appendix A—Examples
About This Manual

This manual describes how to use the Xilinx Foundation Express program to translate and optimize a Verilog HDL description into an internal gate-level equivalent.

Before using this manual, you should be familiar with the operations that are common to all Xilinx software tools. These operations are covered in the Quick Start Guide.

For additional information, go to http://support.xilinx.com. The following table lists some of the resources you can access from this page. You can also directly access some of these resources using the provided URLs.

<table>
<thead>
<tr>
<th>Resource</th>
<th>Description/URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tutorial</td>
<td>Tutorials covering Xilinx design flows, from design entry to verification and debugging <a href="http://support.xilinx.com/support/techsup/tutorials/index.htm">http://support.xilinx.com/support/techsup/tutorials/index.htm</a></td>
</tr>
<tr>
<td>Answers</td>
<td>Current listing of solution records for the Xilinx software tools Search this database using the search function at <a href="http://support.xilinx.com/support/searchtd.htm">http://support.xilinx.com/support/searchtd.htm</a></td>
</tr>
<tr>
<td>Database</td>
<td></td>
</tr>
<tr>
<td>Application</td>
<td>Descriptions of device-specific design techniques and approaches <a href="http://support.xilinx.com/apps/appsweb.htm">http://support.xilinx.com/apps/appsweb.htm</a></td>
</tr>
<tr>
<td>Notes</td>
<td></td>
</tr>
<tr>
<td>Data Book</td>
<td>Pages from The Programmable Logic Data Book, which describe device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging <a href="http://support.xilinx.com/partinfo/databook.htm">http://support.xilinx.com/partinfo/databook.htm</a></td>
</tr>
</tbody>
</table>
Manual Contents

This manual covers the following topics.

- Chapter 1, “Foundation Express with Verilog HDL,” discusses general concepts about Verilog and the Foundation Express design process and methodology.
- Chapter 2, “Description Styles,” presents the concepts you need to make the necessary architectural decisions and use the constructs best suited for synthesis.
- Chapter 3, “Structural Descriptions,” discusses modules and module instantiations.
- Chapter 4, “Expressions,” explains how to build and use expressions with constant-valued expressions, operators, operands, and expression bit-widths.
- Chapter 5, “Functional Descriptions,” describes the construction and use of functional descriptions. Task statements and always blocks are also discussed.
- Chapter 6, “Register and Three-State Inference,” describes how to report inference results, control inference behavior, and infer cells.
- Chapter 7, “Foundation Express Directives” describes Foundation Express directives and their effect on translation.
- Chapter 8, “Writing Circuit Descriptions” describes how to write a Verilog description to ensure an efficient implementation.
- Chapter 9, “Verilog Syntax,” contains syntax descriptions of the Verilog language as supported by Foundation Express.
- Appendix A, “Examples,” presents examples that demonstrate basic concepts of Foundation Express.
Conventions

This manual uses the following typographical and online document conventions. An example illustrates each typographical convention.

Typographical

The following conventions are used for all documents.

- **Courier font** indicates messages, prompts, and program files that the system displays.
  
  ```
  speed grade: -100
  ```

- **Courier bold** indicates literal commands that you enter in a syntactical statement. However, braces “{ }” in Courier bold are not literal and square brackets “[ ]” in Courier bold are literal only in the case of bus specifications, such as bus [7:0].
  
  ```
  rpt_del_net=
  ```

  **Courier bold** also indicates commands that you select from a menu.

  File → Open

- **Italic font** denotes the following items.
  
  - Variables in a syntax statement for which you must supply values
    
    ```
    edif2ngd design_name
    ```
  
  - References to other manuals
    
    See the Development System Reference Guide for more information.
• Emphasis in text
  If a wire is drawn so that it overlaps the pin of a symbol, the two nets are not connected.
• Square brackets “[ ]” indicate an optional entry or parameter. However, in bus specifications, such as bus [7:0], they are required.
  \texttt{edif2ngd[option\_name]\ design\_name}
• Braces “{ }” enclose a list of items from which you must choose one or more.
  \texttt{lowpwr =\{on|off\}}
• A vertical bar “|” separates items in a list of choices.
  \texttt{lowpwr =\{on|off\}}
• A vertical ellipsis indicates repetitive material that has been omitted.
  IOB #1: Name = QOUT'
  IOB #2: Name = CLKIN'
  ...
  ...
• A horizontal ellipsis “...” indicates that an item can be repeated one or more times.
  \texttt{allow block block\_name loc1 loc2 ... locn;}

**Online Document**

The following conventions are used for online documents.
• Red-underlined text indicates an interbook link, which is a cross-reference to another book. Click the red-underlined text to open the specified cross-reference.
• Blue-underlined text indicates an intrabook link, which is a cross-reference within a book. Click the blue-underlined text to open the specified cross-reference.
Contents

About This Manual

Manual Contents ........................................................................................................ vi

Conventions

Typographical ........................................................................................................ vii
Online Document .................................................................................................... viii

Chapter 1 Foundation Express with Verilog HDL

Hardware Description Languages ................................................................. 1-1
Foundation Express Design Process ........................................................... 1-2
Using Foundation to Compile a Verilog HDL Design .............................. 1-3
Design Methodology ......................................................................................... 1-4

Chapter 2 Description Styles

Design Hierarchy ................................................................................................. 2-2
Structural Descriptions .................................................................................. 2-2
Functional Descriptions .................................................................................. 2-3
Mixing Structural and Functional Descriptions ...................................... 2-3
Register Selection .............................................................................................. 2-6
  Register Instantiation .................................................................................... 2-6
  Register Inference ......................................................................................... 2-6
Asynchronous Designs ....................................................................................... 2-7

Chapter 3 Structural Descriptions

Modules ................................................................................................................. 3-1
Macromodules .................................................................................................. 3-2
Port Definitions .................................................................................................. 3-3
Port Names ......................................................................................................... 3-4
  Renaming Ports ............................................................................................ 3-4
Module Statements and Constructs .............................................................. 3-5
Structural Data Types ............................................................... 3-6
  parameter ............................................................................ 3-6
  wire ...................................................................................... 3-7
  wand .................................................................................... 3-8
  wor ....................................................................................... 3-8
  tri .......................................................................................... 3-8
  supply0 and supply1 ............................................................ 3-9
  reg ........................................................................................ 3-9
Port Declarations ........................................................................... 3-10
  input ..................................................................................... 3-10
  output .................................................................................. 3-10
  inout ..................................................................................... 3-11
Continuous Assignment ............................................................ 3-11
Module Instantiations ................................................................ 3-12
  Named and Positional Notation ................................................ 3-13
  Parameterized Designs............................................................. 3-14
  Gate-Level Modeling................................................................. 3-14
  Three-State Buffer Instantiation ................................................. 3-15

Chapter 4  Expressions

Constant-Valued Expressions........................................................ 4-1
Operators ....................................................................................... 4-2
  Arithmetic Operators ................................................................. 4-3
  Relational Operators ................................................................. 4-4
  Equality Operators .................................................................... 4-4
  Handling Comparisons to X or Z............................................... 4-5
  Logical Operators ...................................................................... 4-6
  Bit-wise Operators .................................................................... 4-7
  Reduction Operators .................................................................. 4-7
  Shift Operators .......................................................................... 4-8
  Conditional Operator ................................................................. 4-8
  Concatenation Operator............................................................ 4-9
  Operator Precedence ................................................................ 4-10
Operands ....................................................................................... 4-11
  Numbers ................................................................................... 4-11
  Wires and Registers .................................................................. 4-11
    Bit-Selects ............................................................................ 4-12
    Part-Selects ........................................................................... 4-12
  Function Calls .......................................................................... 4-12
  Concatenation of Operands ......................................................... 4-13
Expression Bit Widths .................................................................. 4-13
Chapter 5  Functional Descriptions

Sequential Constructs ................................................................. 5-1
Function Declarations ................................................................. 5-2
Input Declarations ................................................................. 5-3
Function Output ................................................................. 5-4
Register Declarations ................................................................. 5-4
Memory Declarations ................................................................. 5-5
Parameter Declarations ................................................................. 5-5
Integer Declarations ................................................................. 5-6
Function Statements ............................................................... 5-6
  Procedural Assignments ........................................................ 5-7
RTL Assignments ............................................................... 5-7
  begin...end Block Statements ................................................ 5-10
if...else Statements ............................................................. 5-11
  Conditional Assignments .................................................... 5-12
  case Statements ................................................................. 5-13
  Full Case and Parallel Case ................................................ 5-14
  casex Statements ............................................................... 5-16
  casez Statements ............................................................... 5-17
  for Loops .......................................................................... 5-19
  while Loops ...................................................................... 5-20
  forever Loops ................................................................... 5-21
  disable Statements ........................................................... 5-21
  task Statements ................................................................. 5-22
always Blocks ............................................................................. 5-23
  Event Expression ................................................................. 5-24
  Incomplete Event Specification ........................................... 5-25

Chapter 6  Register and Three-State Inference

Register Inference ................................................................. 6-1
  The Inference Report .......................................................... 6-1
Latch Inference Warnings .......................................................... 6-2
Controlling Register Inference .................................................. 6-3
Inferring Latches ................................................................. 6-5
  Inferring SR Latches ........................................................ 6-5
  Inferring D Latches ........................................................... 6-6
Simple DLatch ......................................................................... 6-8
  D Latch with Asynchronous Set or Reset ............................. 6-9
  D Latch with Asynchronous Set and Reset ......................... 6-12
Understanding the Limitations of D Latch Inference ............... 6-13
Inferring Master-Slave Latches ................................................ 6-13
Contents

Optimizing Arithmetic Expressions ............................................... 8-5
Arranging Expression Trees for Minimum Delay ......................... 8-5
Considering Signal Arrival Times ............................................. 8-6
Using Parentheses ................................................................. 8-7
Considering Overflow Characteristics ..................................... 8-8
Sharing Common Subexpressions ........................................... 8-9
Using Operator Bit-Width Efficiently .......................................... 8-11
Using State Information ......................................................... 8-12
Describing State Machines ...................................................... 8-14
Minimizing Registers ............................................................ 8-18
Separating Sequential and Combinatorial Assignments ............. 8-20
Don’t Care Inference .............................................................. 8-22
Limitations of Using Don’t Care Values .................................. 8-22
Differences Between Simulation and Synthesis ....................... 8-23
Propagating Constants ............................................................ 8-24
Synthesis Issues ........................................................................ 8-24
Feedback Paths and Latches ................................................... 8-24
Synthesizing Asynchronous Designs ....................................... 8-24
Designing for Overall Efficiency ............................................. 8-26
Describing Random Logic ....................................................... 8-26
Sharing Complex Operators .................................................... 8-27

Chapter 9 Verilog Syntax

Syntax .......................................................................................... 9-1
BNF Syntax Formalism .............................................................. 9-1
BNF Syntax ............................................................................... 9-2
Lexical Conventions ...................................................................... 9-11
White Space .............................................................................. 9-11
Comments .................................................................................. 9-12
Numbers .................................................................................... 9-12
Identifiers .................................................................................. 9-13
Operators .................................................................................. 9-14
Macro Substitution ................................................................. 9-14
Include Construct ...................................................................... 9-14
Simulation Directives ............................................................... 9-15
Verilog System Functions ......................................................... 9-16
Verilog Keywords ........................................................................ 9-17
Unsupported Verilog Language Constructs .............................. 9-18
Unsupported Definitions and Declaration ............................... 9-18
Unsupported Statements ......................................................... 9-18
Unsupported Operators ............................................................ 9-19
Unsupported Gate-Level Constructs ....................................... 9-19
Appendix A Examples

Count Zeros—Combinatorial Version ............................................. A-1
Count Zeros—Sequential Version.................................................. A-3
Drink Machine—State Machine Version ........................................ A-6
Drink Machine—Count Nickels Version ....................................... A-9
Carry-Lookahead Adder................................................................. A-11
Chapter 1

Foundation Express with Verilog HDL

Foundation Express translates and optimizes a Verilog HDL description into an internal gate-level equivalent, then compiles this representation to produce an optimized architecture-specific design in a given FPGA or CPLD technology.

This chapter introduces the main concepts and capabilities of Foundation Express in the following sections.

- “Hardware Description Languages”
- “Foundation Express Design Process”
- “Using Foundation to Compile a Verilog HDL Design”
- “Design Methodology”

Hardware Description Languages

Hardware description languages (HDLs) describe the architecture and behavior of discrete electronic systems. Modern HDLs and their associated simulators are very powerful tools for integrated circuit designers.

A typical HDL supports a mixed-level description in which gate and netlist constructs are used with functional descriptions. This mixed-level capability enables you to describe system architectures at a very high level of abstraction, then incrementally refine a design’s detailed gate-level implementation.

HDL descriptions play an important role in modern design methodology for three main reasons.

- You can verify design functionality early in the design process. A design written as an HDL description can be simulated immediately. Design simulation at this higher level, before implementa-
tion at the gate-level, allows you to evaluate architectural and design decisions.

- Using Foundation Express to compile Verilog and synthesize logic, you can automatically convert an HDL description to a gate-level implementation in a target FPGA or CPLD technology. This step eliminates the former technology-specific design bottleneck, the majority of circuit design time, and the errors introduced when you hand translate an HDL specification to gates.

- With Foundation Express logic optimization, you can automatically transform a synthesized design into a smaller or faster circuit. Foundation Express both synthesizes and optimizes logic. For further information, refer to the Foundation Express online help.

- An HDL description is more easily read and understood than a netlist or schematic description. HDL descriptions provide technology independent documentation of a design and its functionality. Because the initial HDL design description is technology independent, you can use it again to generate the design in a different technology, without having to translate it from the original technology.

**Foundation Express Design Process**

Foundation Express translates Verilog language hardware descriptions to an internal design format. You can then use Foundation Express to optimize and map the design to a specific FPGA technology library, as shown in the following figure.
Foundation Express supports a majority of the Verilog constructs. For exceptions, see the “Unsupported Verilog Language Constructs” section of the “Verilog Syntax” chapter.

**Using Foundation to Compile a Verilog HDL Design**

When a Verilog design is read into Foundation Express, it is converted to an internal database format so that Foundation Express can synthesize and optimize the design. When Foundation Express optimizes a design, it may restructure part or all of the design. You control the degree of restructuring. You have the following options.

- Fully preserve a design’s hierarchy
- Combine certain modules with others
- Compress the entire design into one module (called flattening the design), if it is beneficial

The following section describes the design process that uses Foundation Express with a Verilog HDL simulator.
Design Methodology

The figure below shows a typical design process that uses Foundation Express and a Verilog HDL simulator. Each step of this design model is described in detail after the figure.

Figure 1-2  Design Flow
The following numbered steps correspond to the numbers in the figure above.

1. Write a design description in the Verilog language.
   This description can be a combination of structural and functional elements (as shown in the “Description Styles” chapter). It is used with both Foundation Express and a Verilog simulator.

2. Write Verilog language test drivers for the Verilog HDL simulator.
   The drivers supply test vectors for simulation and gather output data. For information on writing these drivers, see the appropriate simulator manual.

3. Simulate the design by using a Verilog HDL simulator, and verify that the description is correct.

4. Synthesize and optimize the Verilog design description into a gate-level netlist using Foundation Express.
   Foundation Express generates optimized netlists to satisfy timing constraints for a targeted FPGA architecture.

5. Map and, then, place and route the FPGA netlist using your FPGA development system. Generate a Verilog netlist for post-place and route simulation.
   The development system includes simulation models and interfaces required for the design flow.

6. Simulate the technology-specific version of the design with the Verilog simulator.
   You can use the original Verilog simulation drivers from Step 3 because module and port definitions are preserved through the translation and optimization processes.

7. Compare the output of the gate-level simulation (Step 6) with the output of the original Verilog description simulation (Step 3) to verify that the implementation is correct.
Description Styles

A Verilog circuit description can be one of two types; a structural description or a functional description, also referred to as a Register Transfer Level (RTL) description. A structural description defines the exact physical makeup of the circuit, showing the details of the components and the connections between them. A functional or RTL description describes a circuit in terms of its registers and the combinatorial logic between the registers.

The style of your initial Verilog description has a major effect on the characteristics of the resulting gate-level design synthesized by Foundation Express. The organization and style of a Verilog description determines the basic architecture of your design. Because Foundation Express automates most of the logic-level decisions required in your design, you can concentrate on architectural tradeoffs.

You can use Foundation Express to make some of the high-level architectural decisions. Certain Verilog constructs are well suited to synthesis. To make these decisions and use the constructs, you need to become familiar with the concepts covered in the following sections of this chapter.

• “Design Hierarchy”
• “Structural Descriptions”
• “Functional Descriptions”
• “Mixing Structural and Functional Descriptions”
• “Register Selection”
• “Asynchronous Designs”
Design Hierarchy

Foundation Express maintains the hierarchical boundaries you define when you use structural Verilog. These boundaries have two major effects.

• Each module you specify in your HDL description is synthesized separately and maintained as a distinct design. The constraints for the design are maintained, and you can optimize each module separately in Foundation Express.

• The modules that you instantiate within HDL descriptions are maintained during input. The instance name you assign to user-defined components is carried through to the gate-level implementation.

The “Structural Descriptions” chapter discusses modules and module instantiations.

Note: Foundation Express does not automatically maintain (create) the hierarchy of other nonstructural Verilog constructs such as blocks, loops, functions, and tasks. These elements of an HDL description are translated in the context of their design.

The choice of hierarchical boundaries has a significant effect on the quality of the synthesized design. You can optimize a design while preserving these hierarchical boundaries using Foundation Express. However, Foundation Express only partially optimizes logic across hierarchical modules. Full optimization is possible across those parts of the design hierarchy that are collapsed in Foundation Express.

Structural Descriptions

The structural elements of a Verilog description consist of generic logic gates, library-specific components, and user-defined components connected by wires. In one way, a structural description can be viewed as a simple netlist composed of nets that connect instantiations of gates. However, unlike a netlist, nets in the structural description can be driven by an arbitrary expression that describes the value assigned to the net. A statement that drives an arbitrary expression onto a net is called a continuous assignment. Continuous assignments are convenient links between pure netlist descriptions and functional descriptions.
A Verilog structural description can define a range of hierarchical and gate-level constructs, including module definitions, module instantiations, and netlist connections. Refer to the “Structural Descriptions” chapter for more information.

**Functional Descriptions**

The functional elements of a Verilog description consist of function declarations, task statements, and always blocks. These elements describe the function of the circuit but do not describe its physical makeup or layout. The choice of gates and components is left entirely to Foundation Express.

You can construct functional descriptions with the Verilog functional constructs described in the “Functional Descriptions” chapter. These constructs can appear within functions or always blocks. Functions imply only combinatorial logic; always blocks can imply either combinatorial or sequential logic.

Although many Verilog functional constructs appear sequential in nature (for example, for loops and multiple assignments to the same variable), these constructs describe combinatorial logic networks. Other functional constructs imply sequential logic networks. Latches and registers are inferred from these constructs. Refer to the “Register and Three-State Inference” chapter.

**Mixing Structural and Functional Descriptions**

When you use a functional description style in a design, you typically describe the combinatorial portions of a design in Verilog functions, always blocks, and assignments. The complexity of the logic determines whether you use one or many functions.

The example “Mixed Structural and Functional Descriptions” shows how structural and functional description styles are mixed in a design specification. In this example, the function detect_logic determines whether the input bit is a 0 or a 1. After making this determination, detect_logic sets ns to the next state of the machine. An always block infers flip-flops to hold the state information between clock cycles.

You can directly specify elements of a design as module instantiations at the structural level. For example, see the three-state buffer, t1,
in the following example of mixed structural and functional descriptions.

**Note:** The three-state buffers can be inferred. For more information, refer to the “Three-State Inference” section of the “Register and Three-State Inference” chapter.)

You can also use this description style to identify the wires and ports that carry information from one part of the design to another.

```verilog
// This finite state machine (Mealy type) reads one // bit per clock cycle and detects three or more // consecutive ones.
module three_ones(signal,clock,detect,output_enable);
  input signal, clock, output_enable;
  output detect;

  // Declare current state and next state variables.
  reg [1:0] cs;
  reg [1:0] ns;
  wire ungated_detect;

  // declare the symbolic names for states
  parameter NO_ONES=0,ONE_ONE=1,TWO_ONES=2
  AT_LEAST_THREE_ONES=3;

  // ************* STRUCTURAL DESCRIPTION  *********** /
  // Instance of a three-state gate that enables output
  three_state t1(ungated_detect,output_enable, detect);

  // *****************  ALWAYS BLOCK  ****************
  // always block infers flip-flops to hold the state of // the FSM.
  always @(posedge clock) begin
    cs = ns;
  end

  // ************* FUNCTIONAL DESCRIPTION ************
  function detect_logic;
    input [1:0] cs;
    input signal;
    begin
```
detect_logic = 0; // default value
if ( signal == 0 ) // bit is zero
    ns = NO_ONES;
else // bit is one, increment state
    case (cs)
        NO_ONES: ns = ONE_ONE;
        ONE_ONE: ns = TWO_ONES;
        TWO_ONES, AT_LEAST_THREE_ONES:
            begin
                ns = AT_LEAST_THREE_ONES;
                detect_logic = 1;
            end
    endcase
end
endfunction

// ****************** assign STATEMENT ***************
assign ungated_detect = detect_logic( cs, signal );
endmodule

To successfully synthesize a structural or functional HDL description, the description must conform to the three elements of Verilog synthesis.

- **Design methodology**
  Design methodology refers to the synthesis design process described in the “Foundation Express with Verilog HDL” chapter that uses Foundation Express and a Verilog HDL Simulator.

- **Description style**
  Use the HDL design and coding style that makes the best use of the synthesis process to obtain high quality results from Foundation Express. See the “Writing Circuit Descriptions” chapter.

- **Language constructs**
  The third component of the Verilog synthesis policy is the set of Verilog constructs that describes your design, determines its architecture, and gives consistently good results.

  Foundation Express uses HDL constructs that maximize coding flexibility while producing consistently good results. Although Foundation Express can read the entire Verilog language, a few HDL constructs cannot be synthesized. These constructs are unsupported, because they cannot be realized in logic. For
example, you cannot use simulation time as a trigger, because
time is an element of the simulation process and cannot be real-
ized. See the “Unsupported Verilog Language Constructs”
section of the “Verilog Syntax” chapter for unsupported Verilog
constructs.

Register Selection

The placement of registers and the clocking scheme are important
architectural decisions. There are two ways to define registers in your
Verilog description; instantiating or inferring registers. Each method
has specific advantages and disadvantages.

Register Instantiation

You can directly instantiate registers into a Verilog description,
selecting from any element in your FPGA or CPLD library. (Clocking
schemes can be arbitrarily complex.) You can choose between a
flip-flop or a latch-based architecture. The main disadvantages to this
approach follow:

- The Verilog description is specific to a given technology, because
you choose structural elements from that technology library.
However, you can isolate that portion of your design with
directly instantiated registers as a separate component (module),
and, then, connect it to the rest of the design.

- The description is more difficult to write.

Register Inference

You can use some Verilog constructs to direct Foundation Express to
infer registers from the description. This method allows Foundation
Express to select the type of component inferred, based on
constraints. Therefore, if you need a specific component, you should
instantiate registers, instead of inferring them. However, some types
of registers and latches cannot be inferred.

The following advantages of inferring registers directly counter the
disadvantages of instantiating registers.

- Inferring registers is technology independent.
- With register inference, the Verilog description is much easier to
  write.
See the “Register Inference” section of the “Register and Three-State Inference” chapter for a discussion of latch and register inference.

**Asynchronous Designs**

You can use Foundation Express to construct asynchronous designs that use multiple clocks or gated clocks. Although these designs are logically and statically correct, they may not simulate or operate correctly because of race conditions.

The “Foundation Express Directives” chapter describes how to write Verilog descriptions of asynchronous designs.
Chapter 3

Structural Descriptions

A Verilog circuit description can be one of two types; a structural description or a functional description, also referred to as a Register Transfer Level (RTL) description. A structural description defines the exact physical makeup of the circuit, detailing components and the connections between them. A functional or RTL description describes a circuit in terms of its registers and the combinatorial logic between the registers.

This chapter describes the construction of structural descriptions and is divided into the following sections.

- “Modules”
- “Macromodules”
- “Port Definitions”
- “Module Statements and Constructs”
- “Module Instantiations”

Modules

The principal design entity in the Verilog language is a module. A module consists of the module name, its input and output description (port definition), a description of the functionality or implementation for the module (module statements and constructs), and named instantiations. The basic structural parts of a module are illustrated in the following figure.
Figure 3-1 Structural Parts of a Module

The following example shows a simple module that implements a 2-input NAND gate by instantiating an AND gate and an INV gate. The first line of the module definition declares the name of the module and a list of ports. The second and third lines declare the direction for all ports. (Ports are either inputs, outputs, or bidirectional.) The fourth line in the description creates a wire variable.

The next two lines instantiate the two components, creating copies named instance1 and instance2 of the components AND and INV. These components connect to the ports of the module and are finally connected by using the variable and_out.

```verilog
module NAND(a,b,z);
  input a,b; // Inputs to NAND gate
  output z; // Outputs from NAND gate
  wire and_out; // Output from AND gate

  AND instance1(a,b,and_out);
  INV instance2(and_out, z);
endmodule
```

**Macromodules**

The macromodule construct makes simulation more efficient by merging the macromodule definition with the definition of the calling (parent) module. However, Foundation Express treats the macromodule construct as a module construct. Whether you use
module or macromodule, the synthesis process, the hierarchy it
creates, and the end result are the same. The following example
shows how to use the macromodule construct.

```
macromodule adder (in1,in2,out1);
    input [3:0] in1,in2;
    output [4:0] out1;

    assign out1 = in1 + in2;
endmodule
```

Note: When Foundation Express instantiates a macromodule, a new
level of hierarchy is created.

**Port Definitions**

A port list consists of port expressions that describe the input and
output interface for a module. Define the port list in parentheses after
the module name, as shown below.

```
module _name (port_list ) ;
```

A port expression in a port list can be any of the following.

- An identifier
- A single bit selected from a bit vector declared within the module
- A group of bits selected from a bit vector declared within the
  module
- A concatenation of any of the above

Concatenation is the process of combining several single-bit or
multiple-bit operands into one large bit vector. For more information
on concatenation, see the “Concatenation Operator” section of the
“Expressions” chapter.

Explicitly declare each port in a port list as input, output, or bidirec-
tional in the module with an input, output, or inout statement. (See
the “Port Declarations” section of this chapter.) For example, the
module definition in the module definition example shows that
module NAND has three ports, a, b, and z, connected to 1-bit nets a,
b, and z. Declare these connections in the input and output state-
ments.
Port Names

Some port expressions are identifiers. If the port expression is an identifier, the port name is the same as the identifier. A port expression is not an identifier if the expression is a single bit, a group of bits selected from a vector of bits, or a concatenation of signals. In these cases, the port is unnamed unless you explicitly name it.

The following example shows some module definition fragments that illustrate the use of port names. The ports for module ex1 are named a, b, and z, and are connected to nets a, b, and z, respectively. The first two ports of module ex2 are unnamed; the third port is named z. The ports are connected to nets a[1], a[0], and z, respectively. Module ex3 has two ports; the first port is unnamed and is connected to a concatenation of nets a and b; the second port, named z, is connected to net z.

```verilog
module ex1(a,b,z);
  input a,b;
  output z;
endmodule

module ex2(a[1],a[0],z);
  input [1:0] a;
  output z;
endmodule

module ex3({a,b},z);
  input a,b;
  output z;
endmodule
```

Renaming Ports

You can rename a port by explicitly assigning a name to a port expression with the dot (.) operator. The module definition fragments in the following example show how to rename ports. The ports for module ex4 are explicitly named in_a, in_b, and out and are connected to nets a, b, and z. Module ex5 shows ports named i1, i0, and z connected to nets a[1], a[0], and z, respectively. The first port for module ex6 (the concatenation of nets a and b) is named i.

```verilog
module ex4(.in_a(a),.in_b(b),.out(z));
  input a,b;
endmodule
```

Xilinx Development System
Module Statements and Constructs

Foundation Express recognizes the following Verilog statements and constructs when they are used in a Verilog module.

- parameter declarations
- wire, wand, wor, tri, supply0, and supply1 declarations
- reg declarations
- input declarations
- output declarations
- inout declarations
- Continuous assignments
- Module instantiations
- Gate instantiations
- Function definitions
- always blocks
- task statements

Data declarations and assignments are described in this section. Module and gate instantiations are described in the “Module Instantiations” section of this chapter. Function definitions, task statements, and always blocks are described in the “Functional Descriptions” chapter.
Structural Data Types

Verilog structural data types include wire, wand, wor, tri, supply0, and supply1. Although parameter does not fall into the category of structural data types, it is presented here because it is used with structural data types.

You can define an optional range for all the data types presented in this section. The range provides a means for creating a bit vector. The syntax for a range specification follows.

\[ \text{msb} : \text{lsb} \]

Expressions for most significant bit (msb) and least significant bit (lsb) must be non-negative constant-valued expressions. Constant-valued expressions are composed only of constants, Verilog parameters, and operators.

parameter

You can customize each instantiation of a module by using Verilog parameters. By setting different values for the parameter when you instantiate the module, you can cause constructions of different logic. For more information, see the “Parameterized Designs” section of this chapter.

A parameter symbolically represents constant values. The definition for a parameter consists of the parameter name and the value assigned to it. The value can be any constant-valued integer or Boolean expression. If you do not set the size of the parameter with a range definition or a sized constant, the parameter is unsized and defaults to a 32-bit quantity. Refer to the “Constant-Valued Expressions” section of the “Expressions” chapter for information about constant formats.

You can use a parameter wherever a number is allowed, except when you declare the number of bits in an assignment statement, which will generate a syntax error as shown in the following example.

```verilog
parameter size = 4;
assign out = in ? 4'b000 :size'b0101; //syntax error
```

You can define a parameter anywhere within a module definition. However, the Verilog language requires that you define the parameter before you use it.
The following example shows two parameter declarations. Parameters TRUE and FALSE are unsized and have values of 1 and 0, respectively. Parameters S0, S1, S2, and S3 have values of 3, 1, 0, and 2, respectively, and are stored as 2-bit quantities.

```verilog
class parameter TRUE=1, FALSE=0;
class parameter [1:0] S0=3, S1=1, S2=0, S3=2;
```

**wire**

A wire data type in a Verilog description represents the physical wires in a circuit. A wire connects gate-level instantiations and module instantiations. With the Verilog language, you can *read* a value from a wire from within a function or a begin...end block, but you cannot *assign* a value to a wire within a function or a begin...end block. (An always block is a specific type of begin...end block).

A wire does not store its value. It must be driven in one of two ways.

- By connecting the wire to the output of a gate or module
- By assigning a value to the wire in a continuous assignment

In the Verilog language, an undriven wire defaults to a value of Z (high impedance). However, Foundation Express leaves undriven wires unconnected. Multiple connections or assignments to a wire short the wires together.

In the following example, two wires are declared; `a` is a single-bit wire, and `b` is a 3-bit vector of wires. Its most significant bit (msb) has an index of 2, and its least significant bit (lsb) has an index of 0.

```verilog
wire a;
wire [2:0] b;
```

You can assign a delay value in a wire declaration, and you can use the Verilog keywords `scalared` and `vectored` for simulation. Foundation Express accepts the syntax of these constructs, but they are ignored when the circuit is synthesized.

**Note:** You can use delay information for modeling, but Foundation Express ignores this delay information. If the functionality of your circuit depends on the delay information, Foundation Express might create logic with behavior that does not agree with the behavior of the simulated circuit.
wand

The wand (wired AND) data type is a specific type of wire.

In the following example, two variables drive the variable c. The value of c is determined by the logical AND of a and b.

```verilog
module wand_test(a, b, c);
    input a, b;
    output c;
    wand c;
    assign c = a;
    assign c = b;
endmodule
```

You can assign a delay value in a wand declaration, and you can use the Verilog keywords `scalared` and `vectored` for simulation. Foundation Express accepts the syntax of these constructs, but they are ignored when the circuit is synthesized.

wor

The wor (wired OR) data type is a specific type of wire.

In the following example, two variables drive the variable c. The value of c is determined by the logical OR of a and b.

```verilog
module wor_test(a, b, c);
    input a, b;
    output c;
    wor c;
    assign c = a;
    assign c = b;
endmodule
```

tri

The tri (three-state) data type is a specific type of wire. All variables that drive the tri must have a value of Z (high-impedance), except one. This single variable determines the value of the tri.
Note: Foundation Express does not enforce the previous condition. You must ensure that no more than one variable driving a tri has a value other than Z.

In the following example, three variables drive the variable out.

```verilog
module tri_test (out, condition);
    input [1:0] condition;
    output out;
    reg a, b, c;
    tri out;

    always @ (condition) begin
        a = 1'bz; // set all variables to Z
        b = 1'bz;
        c = 1'bz;
        case (condition) // set only one variable to non-Z
            2'b00 : a = 1'b1;
            2'b01 : b = 1'b0;
            2'b10 : c = 1'b1;
        endcase
    end

    assign out = a; // make the tri connection
    assign out = b;
    assign out = c;
endmodule
```

supply0 and supply1

The supply0 and supply1 data types define wires tied to logic 0 (ground) and logic 1 (power). Using supply0 and supply1 is the same as declaring a wire and assigning a 0 or a 1 to it. In the following example, power is tied to logic 1 and gnd (ground) is tied to logic 0.

```verilog
supply0 gnd;
supply1 power;
```

reg

A reg represents a variable in Verilog. A reg can be a 1-bit quantity or a vector of bits. For a vector of bits, the range indicates the most significant bit (msb) and least significant bit (lsb) of the vector. Both
regs must be non-negative constants, parameters, or constant-valued expressions. The following example shows reg declarations.

```verilog
reg x; // single bit
reg a, b, c; // 3 1-bit quantities
reg [7:0] q; // an 8-bit vector
```

### Port Declarations

You must explicitly declare the direction (input, output, or bidirectional) of each port that appears in the port list of a port definition. Use the input, output, and inout statements, as described in the following sections.

#### input

An input is a type of wire and is governed by the syntax of wire. You declare all input ports of a module with an input statement. You can use a range specification to declare an input that is a vector of signals, as for input b in the following example. The input statements can appear in any order in the description but must be declared before they are used. The following is an example.

```verilog
input a;
input [2:0] b;
```

#### output

Unless otherwise defined by a reg, wand, wor, or tri declaration, an output is a type of wire and is governed by the syntax of wire. You declare all output ports of a module with an output statement. An output statement can appear in any order in the description, but you must declare the output before you use it.

You can use a range specification to declare an output that is a vector of signals. If you use a reg declaration for an output, the reg must have the same range as the vector of signals. The following declaration is an example.

```verilog
output a;
output [2:0] b;
reg [2:0] b;
```
inout

You can declare bidirectional ports with the inout statement. An inout is a type of wire and is governed by the syntax of wire. With Foundation Express, you can connect only inout ports to module or gate instantiations. You must declare an inout before you use it. The following declaration is an example.

```verilog
inout a;
inout [2:0]b;
```

Continuous Assignment

If you want to drive a value onto a wire, wand, wor, or tri, use a continuous assignment to specify an expression for the wire value. You can specify a continuous assignment in two ways.

- Use an explicit continuous assignment statement after the wire, wand, wor, or tri declaration.
- Specify the continuous assignment in the same line as the declaration for a wire.

The following example shows two equivalent continuous assignments for wire a.

```verilog
wire a; // declare
assign a = b & c; // assign
wire a = b & c; // declare and assign
```

The left side of a continuous assignment can be any of the following.

- A wire, wand, wor, or tri
- One or more bits selected from a vector
- A concatenation of any of these

The right side of the continuous assignment statement can be any supported Verilog operator or any arbitrary expression that uses previously declared variables and functions. You cannot assign a value to a reg in a continuous assignment.

With Verilog, you can assign drive strength for each continuous assignment statement. Foundation Express accepts drive strength, but it does not affect the synthesis of the circuit. Keep this in mind when you use drive strength in your Verilog source.
Assignments are performed bit-wise, with the low bit on the right side assigned to the low bit on the left side.

- If the number of bits on the right side is greater than the number on the left side, the high-order bits on the right side are discarded.
- If the number of bits on the left side is greater than the number on the right side, operands on the right side are zero-extended.

Module Instantiations

Module instantiations are copies of the logic in a module that define component interconnections.

```verilog
module_name instance_name1 (terminal, terminal, ...),
    instance_name2 (terminal, terminal, ...);
```

A module instantiation consists of the name of the module `(module_name)`, followed by one or more instantiations. An instantiation consists of an instantiation name (instance_name) and a connection list. A connection list is a list of expressions called terminals, separated by commas. These terminals are connected to the ports of the instantiated module. Module instantiations have the following syntax.

```verilog
(terminal1, terminal2, ...),
(terminal1, terminal2, ...);
```

Terminals connected to input ports can be any arbitrary expression. Terminals connected to output and inout ports can be identifiers, single- or multiple-bit slices of an array, or a concatenation of these. The bit-widths for a terminal and its module port must be the same.

If you use an undeclared variable as a terminal, the terminal is implicitly declared as a scalar (1-bit) wire. After the variable is implicitly declared as a wire, it can appear wherever a wire is allowed.

The following example shows the declaration for the module SEQ with two instances (SEQ_1 and SEQ_2).

```verilog
module SEQ(BUS0,BUS1,OUT); //description of module
    //SEQ
    input BUS0, BUS1;
    output OUT;
    ...
endmodule

module top(D0, D1, D2, D3, OUT0, OUT1);
    input  D0, D1, D2, D3;
    output OUT0, OUT1;

    SEQ SEQ_1(D0, D1, OUT0), //instantiations of //module SEQ
        SEQ_2(.OUT(OUT1), .BUS1(D3), .BUS0(D2));
endmodule

Named and Positional Notation

Module instantiations can use either named or positional notation to specify the terminal connections.

In name-based module instantiation, you explicitly designate which port is connected to each terminal in the list. Undesignated ports in the module are unconnected.

In position-based module instantiation, you list the terminals and specify connections to the module according to each terminal’s position in the list. The first terminal in the connection list is connected to the first module port, the second terminal to the second module port, and so on. Omitted terminals indicate that the corresponding port on the module is unconnected.

In the example of module instantiations, SEQ_2 is instantiated with named notation, as follows.

• Signal OUT1 is connected to port OUT of the module SEQ.
• Signal D3 is connected to port BUS1.
• Signal D2 is connected to port BUS0.

SEQ_1 is instantiated by using positional notation, as follows.

• Signal D0 is connected to port BUS0 of module SEQ.
• Signal D1 is connected to port BUS1.
• Signal OUT0 is connected to port OUT.
Parameterized Designs

With Verilog language, you can create parameterized designs by overriding parameter values in a module during instantiation. You can do this with the defparam statement or with the following syntax.

```verilog
module module_name #(parameter_value, parameter_value, ...) instance_name (terminal_list)

Foundation Express does not support the defparam statement but does support the syntax above.

The module in the following example contains a parameter declaration. The default value of the parameter width is 8, unless you override the value when the module is instantiated. When you change the value, you build a different version of your design. This type of design is called a parameterized design.

```verilog
module foo (a,b,c);

parameter width = 8;

input [width-1:0] a,b;
output [width-1:0] c;

assign c = a & b;

endmodule
```

Foundation Express automatically manages templates and parameters. Some errors due to parameter or port size mismatch are detected when an implementation is created, not when the Verilog is read.

Gate-Level Modeling

Verilog provides several basic logic gates that enable modeling at the gate level. Gate-level modeling is a special case of positional notation for module instantiation that uses a set of predefined module names. Foundation Express supports the following gate types.

- and
- nand
- or
• nor
• xor
• xnor
• buf
• not
• tran

Connection lists for instantiations of a gate-level model use positional notation. In the connection lists for and, nand, or, nor, xor, and xnor gates, the first terminal connects to the output of the gate, and the remaining terminals connect to the inputs of the gate. You can build arbitrarily wide logic gates with as many inputs as you want.

Connection lists for buf, not, and tran gates also use positional notation. You can have as many outputs as you want, followed by only one input. Each terminal in a gate-level instantiation can be a 1-bit expression or signal.

In gate-level modeling, instance names are optional. Drive strengths and delays are allowed, but Foundation Express ignores them.

The following example shows two gate-level instantiations.

```verbatim
buf (buf_out,e);
and and4 (and_out,a,b,c,d);
```

**Note:** Foundation Express parses but ignores delay options for gate primitives. Because Foundation Express ignores the delay information, it can create logic whose behavior does not agree with the simulated behavior of the circuit. See the “Inferring D Flip-Flops” section of the “Register and Three-State Inference” chapter for more information.

### Three-State Buffer Instantiation

Foundation Express supports the following gate types for instantiation of three-state gates.

• bufif0 (active-low enable line)
• bufif1 (active-high enable line)
• notif0 (active-low enable line; output inverted)
• notif1 (active-high enable line; output inverted)
Connection lists for bufif and notif gates use positional notation. Specify the order of the terminals as follows:

- The first terminal connects to the output of the gate.
- The second terminal connects to the input of the gate.
- The third terminal connects to the control line.

The following example shows a three-state gate instantiation with an active high enable and no inverted output.

```verilog
module three_state (in1, out1, cntrl1);
  input in1, cntrl1;
  output out1;

  bufif1 (out1, in1, cntrl1);

endmodule
```
Expressions

In Verilog, expressions consist of a single operand or multiple operands separated by operators. You use expressions where a value is required in Verilog.

This chapter explains how to build and use expressions. The chapter is divided into the following sections.

- “Constant-Valued Expressions”
- “Operators”
- “Operands”
- “Expression Bit Widths”

Constant-Valued Expressions

A constant-valued expression is an expression whose operands are either constants or parameters. Foundation Express determines the value of these expressions.

In the following example, size-1 is a constant-valued expression. The expression (op == ADD) ? a+b : a-b is not a constant-valued expression because the value depends on the variable op. If the value of op is 1, b is added to a; otherwise, b is subtracted from a.

```verilog
module add_or_subtract(a,b,op,s);
//performs s=a+b if op is ADD
// s=a-b if op is not ADD
parameter size=8;
parameter ADD=1’b1;
```
input op;
ingput [size-1:0]a,b;
output[size-1:0]s;
assign s=(op==ADD)? a+b:a-b; //not a constant-valued expression
endmodule

The operators and operands used in an expression influence the way that a design is synthesized. Foundation Express evaluates constant-valued expressions and does not synthesize circuitry to compute their value. If an expression contains constants, they are propagated to reduce the amount of circuitry required. However, Foundation Express does synthesize circuitry for an expression that contains variables.

Operators

Operators identify the operation to be performed on their operands to produce a new value. Most operators are either unary operators, that apply to only one operand, or binary operators, that apply to two operands. Two exceptions are conditional operators, which take three operands, and concatenation operators, which take any number of operands.

Foundation Express supports the Verilog language operators listed in the following table. A description of the operators and their order of precedence is given in the sections following the table.

<table>
<thead>
<tr>
<th>Operator Type</th>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic Operators</td>
<td>+ - * /</td>
<td>Arithmetic Modules</td>
</tr>
<tr>
<td>Relational Operators</td>
<td>&gt; &gt;= &lt; &lt;=</td>
<td>Relational</td>
</tr>
<tr>
<td>Equality Operators</td>
<td>== ! =</td>
<td>Logical equality</td>
</tr>
<tr>
<td>Logical Operators</td>
<td>! &amp;&amp;</td>
<td>Logical NOT Logical AND Logical OR</td>
</tr>
</tbody>
</table>
In the following descriptions, the terms *variable* and *variable operand* refer to operands or expressions that are not constant-valued expressions. This group includes wires and registers, bit-selects and part-selects of wires and registers, function calls, and expressions that contain any of these elements.

### Expressions

#### Table 4-1  Verilog Operators Supported by Foundation Express

<table>
<thead>
<tr>
<th>Operator Type</th>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit-wise Operators</td>
<td>~</td>
<td>Bit-wise NOT</td>
</tr>
<tr>
<td></td>
<td>&amp;</td>
<td>Bit-wise AND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>^</td>
<td>Bit-wise XOR</td>
</tr>
<tr>
<td></td>
<td>^ or ~</td>
<td>Bit-wise XNOR</td>
</tr>
<tr>
<td>Reduction Operators</td>
<td>&amp;</td>
<td>Reduction AND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>~ &amp;</td>
<td>Reduction NAND</td>
</tr>
<tr>
<td></td>
<td>~</td>
<td></td>
</tr>
<tr>
<td></td>
<td>~ ^</td>
<td>Reduction XOR</td>
</tr>
<tr>
<td></td>
<td>~ ^ or ~</td>
<td>Reduction XNOR</td>
</tr>
<tr>
<td>Shift Operators</td>
<td>&lt;&lt;</td>
<td>Shift left</td>
</tr>
<tr>
<td></td>
<td>&gt;&gt;</td>
<td>Shift right</td>
</tr>
<tr>
<td>Conditional Operator</td>
<td>? :</td>
<td>Conditions</td>
</tr>
<tr>
<td>Concatenation Operator</td>
<td>{ }</td>
<td>Concatenation</td>
</tr>
</tbody>
</table>

### Arithmetic Operators

Arithmetic operators perform simple arithmetic on operands. The Verilog arithmetic operators follow.

- Addition (+)
- Subtraction (-)
- Multiplication (*)
- Division (/)
- Modules (%)

You can use the +, -, and * operators with any operand form (constants or variables). You can use the + and - operators as either
unary or binary operators. Foundation Express requires that / and % operators have constant-valued operands.

The following example shows three forms of the addition operator. The circuitry built for each addition operation is different because of the different operand types. The first addition requires no logic, the second synthesizes an incremerter, and the third synthesizes an adder.

```verilog
parameter size=8;
wire[3:0]a,b,c,d,e;

assign c=size + 2; //constant + constant
assign d=a + 1; //variable + constant
assign e=a + b; //variable + variable
```

Relational Operators

Relational operators compare two quantities and yield a 0 or 1 value. A true comparison evaluates to 1; a false comparison evaluates to 0. All comparisons assume unsigned quantities. The circuitry synthesized for relational operators is a bit-wise comparator whose size is based on the sizes of the two operands.

The Verilog relational operators follow.

- Less than (<)
- Less than or equal to (<=)
- Greater than (>)
- Greater than or equal to (>=)

The following example shows a relational operator.

```verilog
function [7:0] max(a,b);
input [7:0] a,b;
if(a>=b) max=a;
else max=b;
endfunction
```

Equality Operators

Equality operators generate a 0 if compared expressions are not equal and a 1 if the expressions are equal. Equality and inequality comparisons are performed by bit.
Expressions

The Verilog equality operators follow.

- Equality (==)
- Inequality (!=)

The following example shows the equality operator used to test for a JMP instruction. The output signal jump is set to 1 if the two high-order bits of instruction are equal to the value of parameter JMP; otherwise, jump is set to 0.

```verilog
module is_jump_instruction(instruction, jump);
  parameter JMP=2'h3;
  input [7:0] instruction;
  output jump;
  assign jump=(instruction[7:6]==JMP);
endmodule
```

Handling Comparisons to X or Z

Foundation Express always ignores comparisons to an X or a Z. If your code contains a comparison to an X or a Z, a warning message is displayed indicating that the comparison is always evaluated to FALSE, which might cause simulation to disagree with synthesis.

The following example shows code from a file called test2.v. Foundation Express always assigns Variable B to the value 1, because the comparison to X is ignored.

```verilog
always begin
  if (A==1'bx) //this is line 10
    B=0;
  else
    B=1;
end
```

When Foundation Express reads this code, it generates the following warning message.

Warning: Comparisons to a "don’t care" are treated as always being false in routine test2 line 10 in file 'test2.v’. This may cause simulation to disagree with synthesis. (HDL-170)
For an alternate method of handling comparisons to X or Z, use the `translate_on` and `translate_off` directives to comment out the condition and its first branch (the true clause) so that only the else branch goes through synthesis.

**Logical Operators**

Logical operators generate a 1 or a 0, according to whether an expression evaluates to TRUE (1) or FALSE (0). The Verilog logical operators follow.

- Logical NOT (!)
- Logical AND (&&)
- Logical OR (||)

The logical NOT operator produces a value of 1 if its operand is zero and a value of 0 if its operand is nonzero. The logical AND operator produces a value of 1 if both operands are nonzero. The logical OR operator produces a value of 1 if either operand is nonzero.

The following example shows logical operators.

```verilog
module is_valid_sub_inst(inst,mode,valid,unimp);

parameter IMMEDIATE=2'b00,DIRECT=2'b01;
parameter SUBA_imm=8'h80,SUBA_dir=8'h90,
   SUBB_imm=8'hc0,SUBB_dir=8'hd0;
input [7:0]inst;
input [1:0] mode;
output valid, unimp;

assign valid=(((mode==IMMEDIATE) && (inst==SUBA_imm)||
   (inst==SUBB_imm))||
   ((mode==DIRECT) && (inst==SUBA_dir)||
   (inst==SUBB_dir)));
assign unimp=!valid;
endmodule
```
Expressions

Bit-wise Operators

Bit-wise operators act on the operand bit by bit. The Verilog bit-wise operators follow:

- Unary negation (~)
- Binary AND (&)
- Binary OR (|)
- Binary XOR (^)
- Binary XNOR (^~ or ~^)

The following is an example of bit-wise operators.

```verilog
module full_adder(a,b,cin,s,cout);
input a,b,cin;
output s,cout;

assign s = a ^ b ^ cin;
assign cout = (a & b)|(cin & (a|b));
endmodule
```

Reduction Operators

Reduction operators take one operand and return a single bit. For example, the reduction AND operator takes the AND value of all the bits of the operand and returns a 1-bit result. The Verilog reduction operators follow:

- Reduction AND (&)
- Reduction OR (|)
- Reduction NAND (~&)
- Reduction NOR (~|)
- Reduction XOR (^)
- Reduction XNOR (^~ or ~^)

The following example shows reduction operators.

```verilog
module check_input (in, parity, all_ones);
input [7:0] in;
output parity, all_ones;
```
Shift Operators

A shift operator takes two operands and shifts the value of the first operand right or left by the number of bits given by the second operand.

The Verilog shift operators follow.

- Shift left (<<)
- Shift right (>>)

After the shift, vacated bits are filled with zeros. Shifting by a constant, results in minor circuitry modification (because only rewiring is required). Shifting by a variable causes a general shifter to be synthesized. The following example shows how a shift right operator is used to perform a division by 4.

```verilog
module divide_by_4 (dividend, quotient);
    input [7:0] dividend;
    output [7:0] quotient;

    assign quotient = dividend >> 2; //shift right 2 bits
endmodule
```

Conditional Operator

The conditional operator (? :) evaluates an expression and returns a value that is based on the truth of the expression. The following example shows how to use the conditional operator. If the expression (op == ADD) evaluates to TRUE, the value a + b is assigned to result; otherwise, the value a - is assigned to result.

```verilog
module add_or_subtract (a, b, op, result);

    parameter ADD = 1'b0;
    input [7:0] a, b;
    input op;
    output [7:0] result;
```

```verilog
```
Expressions

```
assign result = (op = = ADD) ? a + b:a - b;
endmodule
```

You can nest conditional operators to produce an if...then construct. The following example shows the conditional operators used to evaluate the value of op successively and perform the correct operation.

```
module arithmetic (a, b, op, result);

parameter ADD = 3'h0, SUB=3'h1, AND = 3'h2,
                   OR = 3'h3, XOR = 3'h4;

input [7:0] a, b;
input [2:0] op;
output [7:0] result;

assign result = ((op = = ADD) ? a + b:
             (op = = SUB) ? a - b:
             (op = = AND) ? a & b:
             (op = = OR) ? a |b:
             (op = = XOR)? a ^ b:(a))));
endmodule
```

**Concatenation Operator**

Concatenation combines one or more expressions to form a larger vector. In the Verilog language, you indicate concatenation by listing all expressions to be concatenated, separated by commas, in curly braces ({ }). Any expression except an unsized constant is allowed in a concatenation. For example, the concatenation `{1'b1, 1'b0, 1'b0}` yields the value `3'b100`.

You can also use a constant-valued repetition multiplier to repeat the concatenation of an expression. The concatenation `{1'b1, 1'b0, 1'b0}` can also be written as `{1'b1, {2 {1'b0}}}` to yield `3'b100`. The expression `{2 {expr}}` within the concatenation repeats `expr` two times.

The following example shows a concatenation that forms the value of a condition-code register.

```
output [7:0] ccr;
wire half_carry, interrupt, negative, zero,
            overflow, carry;
```
assign ccr = {2’b00, half_carry, interrupt,
negative, zero, overflow, carry};

The following example shows an equivalent description for the concatenation.

output [7:0] ccr;

... assign ccr[7] = 1’b0;
assign ccr[6] = 1’b0;
assign ccr[5] = half_carry;
assign ccr[4] = interrupt;
assign ccr[3] = negative;
assign ccr[2] = zero;
assign ccr[1] = overflow;
assign ccr[0] = carry;

**Operator Precedence**

The following table lists the precedence of all operators, from highest to lowest. All operators at the same level in the table are evaluated from left to right, except the conditional operator (?:), which is evaluated from right to left.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[ ]</td>
<td>Bit-select or part-select</td>
</tr>
<tr>
<td>( )</td>
<td>Parentheses</td>
</tr>
<tr>
<td>! ~</td>
<td>Logical and bit-wise negation</td>
</tr>
<tr>
<td>&amp;</td>
<td>~&amp;</td>
</tr>
<tr>
<td>+ -</td>
<td>Unary arithmetic</td>
</tr>
<tr>
<td>{ }</td>
<td>Concatenation</td>
</tr>
<tr>
<td>* / %</td>
<td>Arithmetic</td>
</tr>
<tr>
<td>+ -</td>
<td>Arithmetic</td>
</tr>
<tr>
<td>&lt;&lt; &gt;&gt;</td>
<td>Shift</td>
</tr>
<tr>
<td>&gt; &gt;= &lt; &lt;=</td>
<td>Relational</td>
</tr>
<tr>
<td>== !=</td>
<td>Logical equality and inequality</td>
</tr>
<tr>
<td>&amp;</td>
<td>Bit-wise AND</td>
</tr>
</tbody>
</table>
Operands

You can use the following kinds of operands in an expression.

- Numbers
- Wires and registers
  - Bit-selects
  - Part-selects
- Function calls

The following sections explain each of these operands.

Numbers

A number is either a constant value or a value specified as a parameter. The expression size-1 in the example from the “Constant-Valued Expressions” section of this chapter illustrates how you can use both a parameter and a constant in an expression.

You can define constants as sized or unsized, in binary, octal, decimal, or hexadecimal bases. The default size of an unsized constant is 32 bits. Refer to the “Numbers” section of the “Verilog Syntax” chapter for a discussion of the format for numbers.

Wires and Registers

Variables that represent both wires and registers are allowed in an expression. If the variable is a multiple-bit vector and you use only the name of the variable, the entire vector is used in the expression. You can use bit-selects and part-selects to select single or multiple...
bits, respectively, from a vector. These are described in the next two sections.

Wires are described in the “Module Statements and Constructs” section of the “Structural Descriptions” chapter. Registers are described in the “Function Declarations” section of the “Functional Descriptions” chapter.

In the Verilog fragment shown in the following example, a, b, and c are 8-bit vectors of wires. Because only the variable names appear in the expression, the entire vector of each wire is used in evaluating the expression.

```verilog
wire [7:0] a, b, c;
assign c = a & b;
```

**Bit-Selects**

A bit-select is the selection of a single bit from a wire, register, or parameter vector. The value of the expression in brackets ([ ]) selects the bit you want from the vector. The selected bit must be within the declared range of the vector. The following simple example shows a bit-select with an expression.

```verilog
wire [7:0] a, b, c;
assign c[0] = a [0] & b[0];
```

**Part-Selects**

A part-select is the selection of a group of bits from a wire, register, or parameter vector. The part-select expression must be constant-valued in the Verilog language, unlike the bit-select operator. If a variable is declared with ascending indices or descending indices, the part-select (when applied to that variable) must be in the same order.

You can also write the expression in the example of the wire operands (in the “Wires and Registers” section of this chapter) as shown in the example below.

```verilog
assign c[7:0] = a[7:0] & b[7:0]
```

**Function Calls**

In Verilog, you can call one function from inside an expression and use the return value from the called function as an operand. Functions in Verilog return a value consisting of one or more bits. The
Expressions

The syntax of a function call is the function name followed by a comma-separated list of function inputs enclosed in parentheses. The following example shows the function call 'legal' used in an expression.

```verilog
assign error = ! legal (in1,in2);
```

Functions are described in the “Function Declarations” section of the “Functional Descriptions” chapter.

### Concatenation of Operands

Concatenation is the process of combining several single-bit or multiple-bit operands into one large bit vector. The use of the concatenation operator, a pair of braces ({ }), is described in the “Concatenation Operator” section of this chapter.

The following example shows two 4-bit vectors (nibble1 and nibble2) that are joined to form an 8-bit vector that is assigned to an 8-bit wire vector (byte).

```verilog
wire [7:0] byte;
wire [3:0] nibble1, nibble2;
assign byte = {nibble1, nibble2};
```

### Expression Bit Widths

The bit width of an expression depends on the widths of the operands and the types of operators in the expression.

The “Expression Bit-Widths” table shows the bit-width for each operand and operator. In the table, i, j, and k are expressions; L(i) is the bit-width of expression i.

To preserve significant bits within an expression, Verilog fills in zeros for smaller-width operands. The rules for this zero-extension depend on the operand type. These rules are also listed in the “Expression Bit-Widths” table.

Verilog classifies expressions (and operands) as either self-determined or context-determined. A self-determined expression is one in which the width of the operands is determined solely by the expression itself. These operand widths are never extended.
### Table 4-3 Expression Bit-Widths

<table>
<thead>
<tr>
<th>Expression</th>
<th>Bit Length</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>unsized constant</td>
<td>32-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>sized constant</td>
<td>as specified</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i + j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i - j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i * j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i / j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i % j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i &amp; j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i</td>
<td>j$</td>
<td>max($L(i),L(j)$)</td>
</tr>
<tr>
<td>$i ^ j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i ^ \sim j$</td>
<td>max($L(i),L(j)$)</td>
<td>context-determined</td>
</tr>
<tr>
<td>$\sim i$</td>
<td>$L(i)$</td>
<td>context-determined</td>
</tr>
<tr>
<td>$i == j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i != j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i &amp;&amp; j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i</td>
<td></td>
<td>j$</td>
</tr>
<tr>
<td>$i &gt; j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i &gt;= j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i &lt; j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i &lt;= j$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$&amp;i$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$</td>
<td>i$</td>
<td>1-bit</td>
</tr>
<tr>
<td>$^i$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$\sim &amp;i$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$\sim</td>
<td>i$</td>
<td>1-bit</td>
</tr>
<tr>
<td>$\sim ^ i$</td>
<td>1-bit</td>
<td>self-determined</td>
</tr>
<tr>
<td>$i &gt;&gt; j$</td>
<td>$L(i)$</td>
<td>$j$ is self-determined</td>
</tr>
<tr>
<td>$i{</td>
<td></td>
<td>j}$</td>
</tr>
<tr>
<td>$i &lt;&lt; j$</td>
<td>$L(i)$</td>
<td>$j$ is self-determined</td>
</tr>
</tbody>
</table>
The following example shows a self-determined expression that is a concatenation of variables with known widths.

```verilog
output [7:0] result;
wire   [3:0] temp;

assign temp = 4'b1111;
assign result = {temp,temp};
```

The concatenation has two operands. Each operand has a width of four bits and a value of 4'b1111. The resulting width of the concatenation is 8 bits, which is the sum of the width of the operands. The value of the concatenation is 8'b11111111.

A context-determined expression is one in which the width of the expression depends on all operand widths in the expression. For example, Verilog defines the resulting width of an addition as the greater of the widths of its two operands. The addition of two 8-bit quantities produces an 8-bit value; however, if the result of the addition is assigned to a 9-bit quantity, the addition produces a 9-bit result. Because the addition operands are context-determined, they are zero-extended to the width of the largest quantity in the entire expression.

The following example shows context-determined expressions.

```verilog
if (((1'b1 << 15) >> 15) == 1'b0)
  //This expression is ALWAYS true.

if (((1'b1 << 15) >> 15) | 20'b0) == 1'b0)
  //This expression is NEVER true.
```

The expression ((1'b1 << 15) >> 15) produces a 1-bit 0 value (1'b0). The 1 is shifted off of the left end of the vector, producing a value of 0. The right shift has no additional effect. For a shift operator, the first operand (1'b1) is context-dependent; the second operand (15) is self-determined.
The expression (((1'b1 << 15) >> 15) | 20'b0) produces a 20-bit 1 value (20'b1). 20'b1 has a 1 in the least significant bit position and 0s in the other 19 bit positions. Because the largest operand within the expression has a width of 20, the first operand of the shift is zero-extended to a 20-bit value. The left shift of 15 does not drop the 1 value off the left end; the right shift brings the 1 value back to the right end, resulting in a 20-bit 1 value (20'b1).
A Verilog functional (or Register Transfer Level) description describes a circuit in terms of its registers and the combinatorial logic between the registers.

The following sections of this chapter describe how to construct and use functional descriptions.

- “Sequential Constructs”
- “Function Declarations”
- “Function Statements”
- “task Statements”
- “always Blocks”

Sequential Constructs

Although many Verilog constructs appear sequential in nature, they describe combinatorial circuitry. A simple description that appears to be sequential is shown in the following example.

```verilog
x=b;
if (y)
  x=x + a;
```

Foundation Express determines the combinatorial equivalent of this description. In fact, Foundation Express treats the statements in the above example in the same way that it treats the statements in the following example.

```verilog
if (y)
  x = b + a;
else
  x = b;
```
To describe combinatorial logic, you write a sequence of statements and operators to generate the output values you want. For example, suppose the addition operator (+) is not supported, and you want to create a combinatorial, ripple-carry adder. The easiest way to describe this circuit is as a cascade of full adders, as in the following example. The example has eight full adders, with each adder following the one before. From this description, Foundation Express generates a fully combinatorial adder.

```verilog
function [7:0] adder;
  input [7:0] a, b;
  reg c;
  integer i;
  begin
    c = 0;
    for (i = 0; i <= 7; i = i + 1) begin
      adder[i] = a[i] ^ b[i ^ c;
      c = a[i] & b[i] | a[i] & c | b[i] & c;
    end
  end
endfunction
```

**Function Declarations**

Using a function declaration is one of three methods for describing combinatorial logic. The other two methods are the always block, described in the “always Blocks” section of this chapter and the continuous assignment, described in the “Continuous Assignment” section of the “Structural Descriptions” chapter. You must declare and use Verilog functions within a module. You can call functions from the structural part of a Verilog description by using them in a continuous assignment statement or as a terminal in a module instantiation. You can also call functions from other functions or from always blocks.

Foundation Express supports the following Verilog function declarations.

- Input declarations
- Output from a function
- Register declarations
- Memory declarations
• Parameter declarations
• Integer declarations

Functions begin with the keyword `function` and end with the keyword `endfunction`. The width of the function’s return value (if any) and the name of the function follow the function keyword, as shown in the syntax below.

```
function [range] name_of_function;
    [func_declaration]*
    statement_or_null
endfunction
```

Defining the bit range of the return value is optional. Specify the range inside square brackets ([ ]). If you do not define the range, a function returns a 1-bit quantity by default. You set the function’s output by assigning it to the function name. A function can contain one or more statements. If you use multiple statements, enclose the statements between a `begin...end` pair.

The following example shows a simple function declaration.

```
function [7:0] scramble;
    input [7:0] a;
    input [2:0] control;
    integer i;
    begin
        for (i = 0; i <= 7; i = i + 1)
            scramble[i] = a[i ^ control];
    end
endfunction
```

Function statements that Foundation Express supports are discussed under the “Function Statements” section of this chapter.

## Input Declarations

Verilog input declarations specify the input signals for a function. You must declare the inputs to a Verilog function immediately after you declare the function name. The syntax of input declarations for a function is the same as the syntax of input declarations for a module.

```
input [range] list_of_variables;
```

The optional range specification declares an input as a vector of signals. Specify range inside square brackets ([ ]).
**Note:** The order in which you declare the inputs must match the order of the inputs in the function call.

**Function Output**

The output from a function is assigned to the function name. A Verilog function has only one output, which can be a vector. For multiple outputs from a function, use the concatenation operation to bundle several values into one return value. This single return value can then be unbundled by the caller. The following example shows how unbundling is done.

```verilog
function [9:0] signed_add
input [7:0] a, b;
reg [7:0] sum;
reg carry, overflow;

begin
...
    signed_add = carry,overflow,sum;
end
endfunction
...
assign {C, V, result_bus} = signed_add (busA, busB);
```

The `signed_add` function bundles the values of carry, overflow, and sum into one value. This new value is returned in the assign statement following the function. The original values are then unbundled by the function that called the `signed_add` function.

**Register Declarations**

A register represents a variable in Verilog. The syntax for a register declaration follows.

```verilog
reg [range] list_of_register_variables;
```

A reg can be a single-bit quantity or a vector of bits. The range parameter specifies the most significant bit (msb) and least significant bit (lsb) of the vector enclosed in square brackets ([ ]). Both bits must be nonnegative constants, parameters, or constant-valued expressions. The following example shows some reg declarations.
In Verilog language, you assign a value to a reg variable only within a function or an always block.

In the Verilog simulator, reg variables can hold state information. A reg variable can hold its value across separate calls to a function. In some cases, Foundation Express emulates this behavior by inserting flow-through latches. In other cases, it emulates this behavior without a latch. The concept of holding state is elaborated in the “Inferring Latches” section of the “Register and Three-State Inference” chapter.

Memory Declarations

The memory declaration models a bank of registers or memory. In Verilog, the memory declaration is actually a two-dimensional array of reg variables.

The following example shows memory declarations.

```verilog
reg [7:0] byte_reg;
reg [7:0] mem_block [255:0];
```

In the above example, byte_reg is an 8-bit register and mem_block is an array of 256 registers; each is 8 bits wide. You can index the array of registers to access individual registers, but you cannot access individual bits of a register directly. Instead, you must copy the appropriate register into a temporary one-dimensional register. For example, to access the fourth bit of the eighth register in mem_block, enter the following syntax.

```verilog
byte_reg mem_block [7];
individual_bit = byte_reg [3];
```

Parameter Declarations

Parameter variables are local or global variables that hold values. The syntax for a parameter declaration follows.

```verilog
parameter [range] identifier = expression, identifier = expression;
```

The range specification is optional.
You can declare parameter variables as local to a function. However, you cannot use a local variable outside of that function. Parameter declarations in a function are identical to parameter declarations in a module. The function in the following example contains a parameter declaration.

```verilog
function gte;
    parameter width = 8;
    input [width - 1 : 0] a, b;
    gte = ( a >= b);
endfunction
```

**Integer Declarations**

Integer variables are local or global variables that hold numeric values. The syntax for an integer declaration follows.

```verilog
integer identifier_list;
```

You can declare integer variables locally at the function level or globally at the module level. The default size for integer variables is 32 bits. Foundation Express determines bit-widths, except in the case of a don’t care condition resulting during a compile.

The following example illustrates integer declarations.

```verilog
integer a;       //single 32-bit integer
integer b,c;     //two integers
```

**Function Statements**

Foundation Express supports the following function statements.

- Procedural assignments
- Register transfer level (RTL) assignments
- begin...end block statements
- if...else statements
- case, casex, and casez statements
- for loops
- while loops
- forever loops
- disable statements
Procedural Assignments

Procedural assignments are assignment statements used inside a function. They are similar to the continuous assignment statements described in the “Continuous Assignment” section of the “Structural Descriptions” chapter except that the left side of a procedural assignment can contain only reg variables and integers. Assignment statements set the value of the left side to the current value of the right side. The right side of the assignment can contain any arbitrary expression of the data types described in the “Structural Data Types” section of the “Structural Descriptions” chapter including simple constants and variables.

The left side of the procedural assignment statement can contain only the following data types.

- reg variables
- Bit-selects of reg variables
- Part-selects of reg variables (must be constant-valued)
- Integers
- Concatenations of the previous data types

Foundation Express assigns the low bit on the right side to the low bit on the left side.

- If the number of bits on the right side is greater than the number on the left side, the high-order bits on the right side are discarded.
- If the number of bits on the left side is greater than the number on the right side, the right side bits are zero-extended.

Foundation Express allows multiple procedural assignments. The following example shows procedural assignments.

```verilog
sum = a + b;
control[5] = (instruction == 8'h2e);
{carry_in, a[7:0]} = 9'h 120;
```

RTL Assignments

Foundation Express handles variables driven by an RTL (nonblocking) assignment differently than those driven by a procedural (blocking) assignment.
In procedural assignments, a value passed along from variable A to variable B to variable C results in all three variables having the same value in every clock cycle. In the netlist, procedural assignments are indicated when the input net of one flip-flop is connected to the input net of another flip-flop. Both flip-flops input the same value in the same clock cycle.

In RTL assignments, however, values are passed on in the next clock cycle. Assignment from variable A to variable B occurs after one clock cycle, if variable A has been a previous target of an RTL assignment. Assignment from variable B to variable C always takes place after one clock cycle, because B is the target when RTL assigns variable A’s value to B. In the netlist, an RTL assignment shows flip-flop B receiving its input from the output net of flip-flop A. It takes one clock cycle for the value held by flip-flop A to propagate to flip-flop B.

A variable can follow only one assignment method and, therefore, cannot be the target of RTL as well as procedural assignments.

The following example is a description of a serial register implemented with RTL assignments. The resulting schematic follows the example.

```verilog
define module rtl (clk, data, regc, regd);  
input data, clk;  
output regc, regd;  
reg regc, regd;  
always @ (posedge clk)  
begin  
regc <= data;  
regd <= regc;  
end  
endmodule
```
If you use a procedural assignment, as in the figure above, Foundation Express does not synthesize a serial register. Therefore, the recently assigned value of rega, which is data, is assigned to regb, as the schematic in the following figure indicates.

The following example shows a blocking assignment.

```verilog
module rtl (clk, data, rega, regb);
input data, clk;
output rega, regb;
reg rega, regb;
always @(posedge clk)
begin
    rega = data;
    regb = rega;
end
endmodule
```
Block statements are a way of syntactically grouping several statements into a single statement.

In Verilog, sequential blocks are delimited by the keywords `begin` and `end`. These `begin...end` blocks are commonly used in conjunction with `if`, `case`, and `for` statements to group several statements together. Functions and `always` blocks that contain more than one statement require a `begin...end` block to group the statements. Verilog also supplies a construct called a named block, as shown in the example below.

```verilog
begin : block_name
  reg local_variable_1;
  integer local_variable_2;
  parameter local_variable_3;
  ...
end
```
In Verilog, no semicolon (;) follows the `begin` or `end` keywords. You identify named blocks by following the `begin` keyword with a colon (:) and a `block_name`, as shown. You can use Verilog syntax to declare variables locally in a named block. You can include reg, integer, and parameter declarations within a named block but not in an unnamed block. Named blocks allow you to use the disable statement.

**if...else Statements**

The if...else statements execute a block of statements according to the value of one or more expressions.

The syntax of if...else statements follows.

```verilog
if (expr)
begin
... statements...
end
else
begin
... statements...
end
```

The if statement consists of the keyword `if`, followed by an expression enclosed in parentheses. The if statement is followed by a statement or block of statements enclosed with the `begin` and `end` keywords. If the value of the expression is nonzero, the expression is true, and the statement block that follows is executed. If the value of the expression is zero, the expression is false, and the statement block that follows is not executed.

An optional else statement can follow an if statement. If the expression following the `if` keyword is false, the statement or block of statements following the `else` keyword is executed.

The if...else statements can cause registers to be synthesized. Registers are synthesized when you do not assign a value to the same reg variable in all branches of a conditional construct. Information on registers is detailed in the “Register Inference” section of the “Register and Three-State Inference” chapter.

Foundation Express synthesizes multiplexer logic (or similar select logic) from a single if statement. The conditional expression in an if statement is synthesized as a control signal to a multiplexer, which determines the appropriate path through the multiplexer. For
example, the statements in the following example create multiplexer logic controlled by c and place either a or b in the variable x.

```verilog
if (c)
  x = a;
else
  x = b;
```

The following example illustrates how if and else can be used to create an arbitrarily long if...else if...else structure.

```verilog
if (instruction == ADD)
  begin
    carry_in = 0;
    complement_arg = 0;
  end
else if (instruction == SUB)
  begin
    carry_in = 1;
    complement_arg = 1;
  end
else
  illegal_instruction = 1;
```

The following example shows nested if and else statements.

```verilog
if (select[1])
  begin
    if (select[0]) out = in[3];
    else out = in[2];
  end
else
  begin
    if (select[0]) out = in[1];
    else out = in[0];
  end
```

## Conditional Assignments

Foundation Express can synthesize a latch for a conditionally assigned variable. If a path exists that does not explicitly assign a value to a variable, the variable is conditionally assigned. See the “Understanding the Limitations of D Flip-Flop Inference” section of the “Register and Three-State Inference” chapter for more information.
In the following example, the variable value is conditionally driven. If c is not true, value is not assigned and retains its previous value.

```verilog
always begin
  if (c) begin
    value = x;
    end
  y = value; //causes a latch to be synthesized
              //for value
  end
```

case Statements

The case statement is similar in function to the if...else conditional statement. The case statement allows a multipath branch in logic that is based on the value of an expression. One way to describe a multi-cycle circuit is with a case statement (see the case statement example after the case statement syntax). Another way is with multiple @ (clock edge) statements, which are discussed later in the loop section.

The syntax for a case statement is shown below.

```verilog
case (expr)
  case_item1 : begin
    ...statements...
    end
  case_item2 : begin
    ...statements...
    end
  default : begin
    ...statements...
    end
endcase
```

The case statement consists of the keyword case, followed by an expression in parentheses, followed by one or more case items (and associated statements to be executed), followed by the keyword endcase. A case item consists of an expression (usually a simple
constant) or a list of expressions separated by commas, followed by a colon (:

The expression following the **case** keyword is compared with each case item expression, one by one. When the expressions are equal, the condition evaluates to TRUE. Multiple expressions separated by commas can be used in each case item. When multiple expressions are used, the condition is said to be TRUE if any of the expressions in the case item match the expression following the **case** keyword.

The first case item that evaluates to TRUE determines the path. All subsequent case items are ignored, even if they are true. If no case item is true, no action is taken. You can define a default case item with the expression **default**, which is used when no other case item is true.

The following example shows a case statement.

```verilog
case (state)
    IDLE: begin
        if (start)
            next_state = STEP1;
        else
            next_state = IDLE;
    end
    STEP1: begin
        //do first state processing here
        next_state = STEP2;
    end
    STEP2: begin
        //do second state processing here
        next_state = IDLE;
    end
endcase
```

### Full Case and Parallel Case

Foundation Express automatically determines whether a case statement is full or parallel. A case statement is referred to as full case if all possible branches are specified. If you do not specify all possible branches, but you know that one or more branches can never occur, you can declare a case statement as full case with the //synopsys full_case directive. Otherwise, Foundation Express synthesizes a latch. See the “parallel_case Directive” section of the “Foundation
Express Directives” chapter and “full_case Directive” section of the “Foundation Express Directives” chapter for more information.

Foundation Express synthesizes optimal logic for the control signals of a case statement. If Foundation Express cannot statically determine that branches are parallel, it synthesizes hardware that includes a priority encoder. If Foundation Express can determine that no cases overlap (parallel case), it synthesizes a multiplexer, because a priority encoder is not necessary. You can also declare a case statement as parallel case with the //synopsys parallel_case directive. Refer to the “parallel_case Directive” section of the “Foundation Express Directives” chapter.

The following example is a case statement that is both full and parallel and does not result in either a latch or a priority encoder.

```verbatim
input [1:0] a;
always @(a or w or x or y or z) begin
  case (a)
    2'b11:
      b = w ;
    2'b10:
      b = x ;
    2'b01:
      b = y ;
    2'b00:
      b = z ;
  endcase
end
```

The following example shows a case statement that is parallel but not full that is missing branches for the cases 2'b01 and 2'b10. This example infers a latch for b.

```verbatim
input [1:0] a;
always @(a or w or z) begin
  case (a)
    2'b11:
      b = w ;
    2'b00:
      b = z ;
  endcase
end
```

The case statement in the following example is not parallel or full, because the input values of w and x cannot be determined. However, if you know that only one of the inputs equals 2'b11 at a given time,
you can use the // synopsys parallel_case directive to avoid synthesizing a priority encoder. If you know that either w or x always equals 2'b11 (a situation known as a one-branch tree), you can use the //synopsys full_case directive to avoid synthesizing a latch.

```verilog
always @( w or x) begin
    case (2'b11)
        w:
            b = 10 ;
        x:
            b = 01 ;
    endcase
end
```

casex Statements

The casex statement allows a multipath branch in logic according to the value of an expression, just like the case statement. The differences between the case statement and the casex statement are the keyword and the processing of the expressions.

The syntax for a casex statement follows.

```
casex ( expr)
    case_item1: begin
        ...statements...
    end
    case_item2: begin
        ...statements...
    end
    default: begin
        ...statements...
    end
endcase
```

A case item can have expressions consisting of the following.

- A simple constant
- A list of identifiers or expressions separated by commas, followed by a colon (:
- Concatenated, bit-selected, or part-selected expressions
- A constant containing z, x, or ?
When a z, x, or ? appears in a case-item expression, it means that the corresponding bit of the caseX expression is not compared. The following example shows a case item that includes an x.

```verilog
reg [3:0] cond;
casex (cond)
  4'b100x: out = 1;
default: out = 0;
endcase
```

In the above example, out is set to 1 if cond is equal to 4'b1000 or 4'b1001, because the last bit of cond is defined as x.

The following example shows a complicated section of code that can be simplified with a caseX statement that uses the ? value.

```verilog
if (cond[3]) out = 0;
else if (!cond[3] & cond[2]) out = 1;
```

The following example shows the simplified version of the same code.

```verilog
casex (cond)
  4'b1???: out = 0;
  4'b01??: out = 1;
  4'b001?: out = 2;
  4'b0001: out = 3;
  4'b0000: out = 4;
endcase
```

Foundation Express allows ?, z, and x bits in case items, but not in caseX expressions. The following example shows an invalid caseX expression.

```verilog
express = 3'bxz?;
...
casex (express) //illegal testing of an expression
...
endcase
```

casez Statements

The casez statement allows a multipath branch in logic according to the value of an expression, just like the case statement. The differences between the case statement and the casez statement are the
The casez statement acts exactly the same as casex, except that x is not allowed in case item; only z and ? are accepted as special characters.

The syntax for a casez statement follows.

```verilog
casez (expr)
  case_item1: begin
    ... statements ...
  end
  case_item2: begin
    ... statements ...
  end
  default: begin
    ... statements ...
  end
endcase
```

A case item can have expressions consisting of the following.

- A simple constant
- A list of identifiers or expressions separated by commas, followed by a colon (:
- Concatenated, bit-selected, or part-selected expressions
- A constant containing z or ?

When a casez statement is evaluated, the value z in the case item is ignored. An example of a casez statement with z in the case item is shown in the following example.

```verilog
casez (what_is_it)
  2'bz0: begin
    //accept anything with least significant bit
    //zero
    it_is = even;
  end
  2'bz1: begin
    //accept anything with least significant bit
    //one
    it_is = odd;
  end
endcase
```

Foundation Express allows ? and z bits in case items but not in casez expressions.
The following example shows an invalid expression in a casez statement.

```verilog
express = 1’bz;
...
casez (express) // illegal testing of an expression
...
endcase
```

for Loops

The for loop repeatedly executes a single statement or block of statements. The repetitions are performed over a range determined by the range expressions assigned to an index. Two range expressions appear in each for loop: low_range and high_range. In the syntax lines that follow, high_range is greater than or equal to low_range. Foundation Express recognizes both incrementing and decrementing loops. The statement to be duplicated is surrounded by begin and end statements.

**Note:** Foundation Express allows four syntax forms for a for loop. They include the following.

```verilog
for (index = low_range; index < high_range; index = index + step)
for (index = high_range; index > low_range; index = index - step)
for (index = low_range; index <= high_range; index = index + step)
for (index = high_range; index >= low_range; index = index - step)
```

The following example shows a simple for loop.

```verilog
for (i = 0; i <= 31; i = i + 1) begin
  s[i] = a[i] ^ b[i] ^ carry;
  carry = a[i] & b[i] | a[i] & carry | b[i] & carry;
end
```

For loops can be nested, as shown in the following example.

```verilog
for (i = 6; i >= 0; i = i - 1)
  for (j = 0; j <= i; j = j + 1)
    if (value[j] > value[j+1]) begin
      temp = value[j+1];
      value[j+1] = value[j];
      value[j] = temp;
    end
```

You can use for loops as duplicating statements. The following example shows a for loop.
for ( i=0; i < 8; i = i+1 )
    example[i] = a[i] & b[7-i];

The following example is the above for loop expanded into its long-hand equivalent.

example[0] = a[0] & b[7];
example[1] = a[1] & b[6];
example[7] = a[7] & b[0];

while Loops

The while loop executes a statement until the controlling expression evaluates to FALSE. A while loop creates a conditional branch that must be broken by one of the following statements to prevent combinatorial feedback.

@ (posedge clock) or @ (negedge clock)

Foundation Express supports while loops if you insert one of the following expressions in every path through the loop.

@ (posedge clock) or @ (negedge clock)

The following example shows an unsupported while loop that has no event expression.

always
    while (x < y)
        x = x + z;

If you add @ (posedge clock) expressions after the while loop in the above example you get the supported version shown in the following example.

always
    begin @ (posedge clock)
        while (x < y)
            begin
                @ (posedge clock);
                x = x + z;
            end
    end
end;
forever Loops

Infinite loops in Verilog use the keyword `forever`. You must break up an infinite loop with an @ (posedge clock) or @ (negedge clock) expression to prevent combinatorial feedback, as shown in the example below.

```verilog
always
  forever
  begin
    @ (posedge clock);
    x = x + z;
  end
```

You can use forever loops with a disable statement to implement synchronous resets for flip-flops. The disable statement is described in the next section. See the “Register Inference” section of the “Register and Three-State Inference” chapter for more information on synchronous resets.

Using the style illustrated in the example of the supported forever loop above is not recommended, because you cannot test it. The synthesized state machine does not reset to a known state; therefore, it is impossible to create a test program for the state machine. The example of the synchronous reset of state register using disable in a forever loop (in the next section) illustrates how a synchronous reset for the state machine can be synthesized.

disable Statements

Foundation Express supports the disable statement when you use it in named blocks. When a disable statement is executed, it causes the named block to terminate. A comparator description that uses disable is shown in the following example.

```verilog
begin : compare
  for (i = 7; i >= 0; i = i - 1) begin
    if (a[i] != b[i]) begin
      greater_than = a[i];
      less_than = ~a[i];
      equal_to = 0;
      // comparison is done so stop looping
      disable compare;
    end
  end
```
end

//If we get here a == b
//If the disable statement is executed, the next three
//lines will not be executed
greater_than = 0;
less_than = 0;
equal_to = 1;
end

Note that the above example describes a combinatorial comparator. Although the description appears sequential, the generated logic runs in a single clock cycle.

You can also use a disable statement to implement a synchronous reset, as shown in the following example.

always
  forever
  begin: Block
    @ (posedge clock)
    if (Reset)
      begin
        z <= 1'b0
        disable Block;
      end
    end
    z = a;
  end

The disable statement in the example above causes the block reset_label to immediately terminate and return to the beginning of the block.

**task Statements**

In Verilog, the task statements are similar to functions except that task statements can have output and inout ports. You can use the task statement to structure your Verilog code so that a portion of code is reusable.

In Verilog, tasks can have timing controls and they can take a nonzero time to return. However, Foundation Express ignores all timing controls, so synthesis might disagree with simulation if the timing controls are critical to the function of the circuit.
The following example shows how a task statement is used to define an adder function.

```verilog
module task_example (a, b, c);
  input [7:0] a, b;
  output [7:0] c;
  reg [7:0] c;

  task adder;
    input [7:0] a, b;
    output [7:0] adder;
    reg c;
    integer i;

    begin
      c = 0;
      for (i = 0; i <= 7; i = i + 1) begin
        adder[i] = a[i] ^ b[i] ^ c;
        c = (a[i] & b[i]) | (a[i] & c) | (b[i] & c);
      end
    end
  endtask

  always adder (a, b, c); // c is a reg
endmodule
```

**Note:** Only reg variables can receive output values from a task; wire variables cannot.

### always Blocks

An always block can imply latches or flip-flops, or it can specify purely combinatorial logic. An always block can contain logic triggered in response to a change in a level or the rising or falling edge of a signal. The syntax of an always block follows.

```verilog
always @ (event-expression [or event-expression*]) begin
  ... statements ...
end
```
Event Expression

The event expression declares the triggers or timing controls. The word or groups several triggers together. The Verilog language specifies that if triggers in the event expression occur, the block is executed. Only one trigger in a group of triggers needs to occur for the block to be executed. However, Foundation Express ignores the event expression unless it is a synchronous trigger that infers a register. Refer to the “Register and Three-State Inference” chapter for details.

In the following example, a, b, and c are asynchronous triggers. If any triggers change, the simulator simulates the always block again and recalculates the value of f. Foundation Express ignores the triggers in this example because they are not synchronous. However, you must indicate all variables that are read in the always block as triggers.

```verilog
always @( a or b or c ) begin
    f = a & b & c
end
```

If you do not indicate all the variables as triggers, Foundation Express gives a warning message similar to the following.

`Warning: Variable 'foo' is being read in block 'bar'declared on line 88 but does not occur in the timing control of the block.`

For a synchronous always block, Foundation Express does not require all variables to be listed.

An always block is triggered by any of the following types of event expressions.

- A change in a specified value. An example follows.

  ```verilog
  always @( identifier ) begin
      ... statements ...
  end
  ```

  In the example above, Foundation Express ignores the trigger.

- The rising edge of a clock. An example follows.

  ```verilog
  always @( posedge event ) begin
      ... statements ...
  end
  ```
• The falling edge of a clock. An example follows.

```verilog
goingles @ (negedge event) begin
    ... statements ...
end
```

• A clock or an asynchronous preload condition. An example follows.

```verilog
always @ (posedge CLOCK or negedge reset) begin
    if !reset begin
        ... statements ...
    end
    else begin
        ... statements ...
    end
end
```

• An asynchronous preload that is based on two events joined by the word `or`. An example follows.

```verilog
always @ (posedge CLOCK or posedge event1 or negedge event2) begin
    if (event1) begin
        ... statements ...
    end
    else if (!event2) begin
        ... statements ...
    end
    else begin
        ... statements ...
    end
end
```

When the event expression does not contain `posedge` or `negedge`, combinatorial logic (no registers) is usually generated, although flow-through latches can be generated.

**Note:** The statements `@ (posedge clock)` and `@ (negedge clock)` are not supported in functions or tasks.

## Incomplete Event Specification

An always block can be misinterpreted if you do not list all signals entering an always block in the event specification.

Foundation Express builds a 3-input AND gate for the description in the following example. However, when this description is simulated,
f is not recalculated when c changes, because c is not listed in the event expression. The simulated behavior is not that of a 3-input AND gate.

```verilog
always @(a or b) begin
  f = a & b & c;
end
```

The simulated behavior of the description in the following example is correct because it includes all signals in event expression.

```verilog
always @(a or b or c) begin
  f = a & b & c;
end
```

In some cases, you cannot list all signals in the event specification. The following example illustrates this problem.

```verilog
always @(posedge c or posedge p)
  begin
    if (p)
      z = d;
    else
      z = a;
  end
```

In the logic synthesized for the example above, if d changes while p is high, the change is reflected immediately in the output (z). However, when this description is simulated, z is not recalculated when d changes, because d is not listed in the event specification. As a result, synthesis might not match simulation.

Asynchronous preloads can be correctly modeled in Foundation Express only when you want changes in the load data to be immediately reflected in the output. In the example of an incomplete event list, data d must change to the preload value before preload condition p transits from low to high. If you attempt to read a value in an asynchronous preload, Foundation Express prints a warning similar to the one shown below.

```
Warning: Variable 'd' is being read asynchronously in routine reset line 21 in file '/usrests/hdl/asyn.v'.
This might cause simulation-synthesis mismatches.
```
Chapter 6

Register and Three-State Inference

Foundation Express infers registers (latches and flip-flops) and three-state cells. This chapter explains inference behavior and results in the following sections.

• “Register Inference”
• “Three-State Inference”

Register Inference

By inferring registers, you can use sequential logic in your designs and keep your designs technology-independent. A register is a simple, one-bit memory device, either a latch or a flip-flop. A latch is a level-sensitive memory device. A flip-flop is an edge-triggered memory device.

Foundation Express’ capability to infer registers supports coding styles other than those described in this chapter. However, for best results, do the following.

• Restrict each always block to a single type of memory-element inferencing: latch, latch with asynchronous set or reset, flip-flop, flip-flop with asynchronous reset, or flip-flop with synchronous reset.
• Use the templates provided in the “Inferring Latches” section and “Inferring Flip-Flops” section of this chapter.

The Inference Report

Foundation Express generates a general inference report when building a design. It provides the asynchronous set or reset, synchronous set or reset, and synchronous toggle conditions of each latch or
flip-flop, expressed in Boolean formulas. The following example shows the inference report for a JK flip-flop.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>Y</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
Sync-reset: J' K
Sync-set: J K'
Sync-toggle: J K
Sync-set and Sync-reset ==> Q: X

The inference report shows the following.

- Y indicates that the flip-flop has a synchronous reset (SR) and a synchronous set (SS).
- N indicates that the flip-flop does not have an asynchronous reset (AR), an asynchronous set (AS), or a synchronous toggle (ST).

In the inference report, the last section of the report lists the objects that control the synchronous reset and set conditions. In the above example, a synchronous reset occurs when J is low (logic 0) and K is high (logic 1). The last line of the report indicates the register output value when both the set and reset are active.

- zero (0)—Indicates that the reset has priority and the output goes to logic 0
- one (1)—Indicates that the set has priority and the output goes to logic 1
- X—Indicates that there is no priority and that the output value is unstable

The “Inferring Latches” section and “Inferring Flip-Flops” section of this chapter provide inference reports for each register template. After you input a Verilog description, check the inference report to verify the information.

**Latch Inference Warnings**

Foundation Express generates a warning message when it infers a latch. The warning message is useful to verify that a combinatorial design does not contain memory components.
Controlling Register Inference

Use directives to direct the type of sequential device you want inferred. The default is to implement the type of latch described in the HDL code. These attributes override this behavior.

Foundation Express provides the following directives for controlling register inference.

- **async_set_reset**
  When a signal has this directive set to TRUE, Foundation Express searches for a branch that uses the signal as a condition. Foundation Express then checks whether the branch contains an assignment to a constant value. If the branch does, the signal becomes an asynchronous reset or set.
  
  Attach the async_set_reset directive to single-bit signals using the following syntax.

  // synopsys async_set_reset "signal_name_list"

- **async_set_reset_local**
  Foundation Express treats listed signals in the specified block as if they have the async_set_reset directive set to TRUE.
  
  Attach the async_set_reset_local directive to a block label using the following syntax.

  /* synopsys async_set_reset_local block_label "signal_name_list" */

- **async_set_reset_local_all**
  Foundation Express treats all signals in the specified blocks as if they have the async_set_reset directive set to TRUE.
  
  Attach the async_set_reset_local_all directive to block labels using the following syntax.

  /* synopsys async_set_reset_local_all block_label_list */

- **sync_set_reset**
  When a signal has this directive set to TRUE, Foundation Express checks the signal to determine whether it synchronously sets or resets a register in the design.
  
  Attach the sync_set_reset directive to single-bit signals using the following syntax.
//synopsys sync_set_reset "signal_name_list"

- **sync_set_reset_local**

  Foundation Express treats listed signals in the specified block as if they have the sync_set_reset directive set to TRUE.

  Attach the sync_set_reset_local directive to a block label using the following syntax.

  /* synopsys sync_set_reset_local block_label "signal_name_list" */

- **sync_set_reset_local_all**

  Foundation Express treats all signals in the specified blocks as if they have the sync_set_reset directive set to TRUE.

  Attach the sync_set_reset_local_all directive to block labels using the following syntax.

  /* synopsys sync_set_reset_local_all "block_label_list" */

- **one_cold**

  A one-cold implementation means that all signals in a group are active low and that only one signal can be active at a given time. The one_cold directive prevents Foundation Express from implementing priority encoding logic for the set and reset signals.

  Add a check to the Verilog code to ensure that the group of signals has a one-cold implementation. Foundation Express does not produce any logic to check this assertion.

  Attach the one_cold directive to set or reset signals on sequential devices using the following syntax.

  // synopsys one_cold "signal_name_list"

- **one_hot**

  A one-hot implementation means that all signals in a group are active-high and that only one signal can be active at a given time. The one_cold directive prevents Foundation Express from implementing priority encoding logic for the set and reset signals.

  Add a check to the Verilog code to ensure that the group of signals has a one-hot implementation. Foundation Express does not produce any logic to check this assertion.

  Attach the one_hot directive to set or reset signals on sequential devices using the following syntax.
Inferring Latches

In simulation, a signal or variable holds its value until that output is reassigned. In hardware, a latch implements this holding-of-state capability. Foundation Express supports inference of the following types of latches.

- SR latch
- D latch
- Master-slave latch

The following sections provide details about each of these latch types.

Inferring SR Latches

Use SR latches with caution, because they are difficult to test. If you decide to use SR latches, you must verify that the inputs are hazard-free (do not glitch). During synthesis, Foundation Express does not ensure that the logic driving the inputs is hazard-free.

The example of a SR latch below shows the Verilog code that implements the inferred SR latch shown in the following figure and described in the “SR Latch Truth Table (Nand Type).” Because the output y is unstable when both inputs have a logic 0 value, include a check in the Verilog code to detect this condition during simulation.

Synthesis does not support such checks, so you must put the translate_on and translate_off directives around the check. See the “translate_off and translate_on Directives” section of the “Foundation Express Directives” chapter for more information about special comments in the Verilog source code. The inference report for an SR latch shows the inference report that Foundation Express generates.

<table>
<thead>
<tr>
<th>set</th>
<th>reset</th>
<th>y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Not stable</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>y</td>
</tr>
</tbody>
</table>

The following example shows an SR latch.
module sr_latch (SET, RESET, Q);
  input SET, RESET;
  output Q;
  reg Q;

//synopsys async_set_reset "SET, RESET"
always @(RESET or SET)
  if (~RESET)
    Q = 0;
  else if (~SET)
    Q = 1;
endmodule

The following example shows an inference report for an SR latch.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Latch</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

y_reg
  Async-reset: RESET'
  Async-set: SET'
  Async-set and Async-reset ==> Q: 1

Figure 6-1   SR Latch

Inferring D Latches

When you do not specify the resulting value for a signal under all conditions, as in an incompletely specified if or case statement, Foundation Express infers a D latch.
For example, the if statement in the following example infers a D latch because there is no else clause. The Verilog code specifies a value for output Q only when input GATE has a logic 1 value. As a result, output Q becomes a latched value.

```verilog
always @(DATA or GATE) begin
  if (GATE) begin
    Q = DATA;
  end
end
```

The case statement in the following example infers D latches, because the case statement does not provide assignments to decimal for values of I between 10 and 15.

```verilog
always @(I) begin
  case(I)
    4'h0: decimal = 10'b0000000001;
    4'h1: decimal = 10'b0000000010;
    4'h2: decimal = 10'b0000000100;
    4'h3: decimal = 10'b0000001000;
    4'h4: decimal = 10'b0000010000;
    4'h5: decimal = 10'b0000100000;
    4'h6: decimal = 10'b0001000000;
    4'h7: decimal = 10'b0010000000;
    4'h8: decimal = 10'b0100000000;
    4'h9: decimal = 10'b1000000000;
  endcase
end
```

To avoid latch inference, assign a value to the signal under all conditions. To avoid latch inference by the if statement in the above example, modify the block as shown in the following examples. To avoid latch inference by the case statement in the above example, add the following statement before the endcase statement.

```verilog
default: decimal = 10'b0000000000;
```

The following example shows how to avoid latch inference.

```verilog
always @(DATA, GATE) begin
  Q = 0;
  if (GATE)
    Q = DATA;
end
```

The following example shows another way to avoid latch inference.
always @ (DATA, GATE) begin
    if (GATE)
        Q = DATA;
    else
        Q = 0;
end

Variables declared locally within a subprogram do not hold their value over time, because every time a subprogram is called, its variables are reinitialized. Therefore, Foundation Express does not infer latches for variables declared in subprograms. In the following example, Foundation Express does not infer a latch for output Q.

function MY_FUNC
    input DATA, GATE;
    reg STATE;

    begin
        if (GATE) begin
            STATE = DATA;
        end
        MY_FUNC = STATE;
    end
end function

Q = MY_FUNC(DATA, GATE);

The following sections provide truth tables, code examples, and figures for these types of D latches.

- Simple D latch
- D latch with asynchronous set or reset
- D latch with asynchronous set and reset

**Simple D Latch**  When you infer a D latch, control the gate and data signals from the top-level design ports or through combinatorial logic. Gate and data signals that can be controlled ensure that simulation can initialize the design.

The following example provides the Verilog template for a D latch. Foundation Express generates the inference report shown following the example for a D latch. The figure “D Latch” shows the inferred latch.
module d_latch (GATE, DATA, Q);
    input GATE, DATA;
    output Q;
    reg Q;

    always @(GATE or DATA)
      if (GATE)
        Q = DATA;

endmodule

The following example shows an inference report for a D latch.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Latch</td>
<td>1</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Q_reg
reset/set:none

![D Latch Diagram](image)

**Figure 6-2  D Latch**

**D Latch with Asynchronous Set or Reset** The templates in this section use the async_set_reset directive to direct Foundation Express to the asynchronous set or reset pins of the inferred latch.

The following example provides the Verilog template for a D latch with an asynchronous set. Foundation Express generates the infer-
ence report shown following the example for a D latch with asynchronous set. The figure “D Latch with Asynchronous Set” shows the inferred latch.

```verilog
module d_latch_async_set (GATE, DATA, SET, Q);
  input GATE, DATA, SET;
  output Q;
  reg Q;

  //synopsys async_set_reset "SET"
  always @(GATE or DATA or SET)
    if (~SET)
      Q = 1'b1;
    else if (GATE)
      Q = DATA;
  endmodule
```

The following example shows an inference report for a D latch with asynchronous set.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Latch</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Q_reg
Async-set: SET’

Figure 6-3  Latch with Asynchronous Set
**Note:** When the target technology library does not contain a latch with an asynchronous set, Foundation Express synthesizes the set logic using combinatorial logic.

The following example provides the Verilog template for a D latch with an asynchronous reset. Foundation Express generates the inference report shown following the example for a D latch with asynchronous reset. The figure “D Latch with Asynchronous Reset” shows the inferred latch.

```verilog
module d_latch_async_reset (RESET, GATE, DATA, Q);
    input RESET, GATE, DATA;
    output Q;
    reg Q;

    //synopsys async_set_reset "RESET"
    always @(RESET or GATE or DATA)
        if (~RESET)
            Q = 1'b0;
        else if (GATE)
            Q = DATA;
    endmodule
```

The following example shows an inference report for a D latch with asynchronous reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Latch</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>N</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Q_reg
- Async-reset: RESET’
Figure 6-4  D Latch with Asynchronous Reset

D Latch with Asynchronous Set and Reset  The following example provides the Verilog template for a D latch with an active-low asynchronous set and reset. This template uses the async_set_reset_local directive to direct Foundation Express to the asynchronous signals in block infer and uses the one_cold directive to prevent priority encoding of the set and reset signals. For this template, if you do not specify the one_cold directive, the set signal has priority, because it serves as the condition for the if clause. Foundation Express generates the inference report shown following the example for a D latch with asynchronous set and reset. The figure “D Latch with Asynchronous Set and Reset” shows the inferred latch.

```verilog
module d_latch_async (GATE, DATA, RESET, SET, Q);
    input GATE, DATA, RESET, SET;
    output Q;
    reg Q;

    // synopsys async_set_reset_local infer "RESET, SET"
    // synopsys one_cold "RESET, SET"
    always @ (GATE or DATA or RESET or SET)
    begin : infer
        if (!SET)
            Q = 1'b1;
        else if (!RESET)
            Q = 1'b0;
        else if (GATE)
            Q = DATA;
```

X8593a
Register and Three-State Inference

end

// synopsys translate_off
always @(RESET or SET)
  if (RESET == 1'b0 & SET == 1'b0)
    $write("ONE-COLD violation for RESET and SET.");
// synopsys translate_on
endmodule

The following example shows an inference report for a D latch with asynchronous set and reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Latch</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Q_reg
Async-reset: RESET’
Async-set: SET’
Async-set and Async-reset ==> Q: X

Figure 6-5  D Latch with Asynchronous Set and Reset

Understanding the Limitations of D Latch Inference

A variable must always have a value before it is read. As a result, a conditionally assigned variable cannot be read after the if statement in which it is assigned. A conditionally assigned variable is assigned a new value under some, but not all, conditions. The following
example shows an invalid use of the conditionally assigned variable VALUE.

    begin
    if (condition) then
        VALUE <= X;
        Y <= VALUE; // Invalid read of variable VALUE
    end

Inferring Master-Slave Latches

You can infer two-phase systems by using D latches. The following example shows a simple two-phase system with clocks MCK and SCK. The figure “Two-Phase Clocks” shows the inferred latches.

    module latch_verilog (DATA, MCK, SCK, Q);
    input DATA, MCK, SCK;
    output Q;
    reg Q;

    reg TEMP;
    always @(DATA or MCK)
        if (MCK)
            TEMP = DATA;

    always @(TEMP or SCK)
        if (SCK)
            Q = TEMP;
    endmodule
Inferring Flip-Flops

Foundation Express can infer D flip-flops, JK flip-flops, and toggle flip-flops. The following sections provide details about each of these flip-flop types.

Many FPGA devices have a dedicated set/reset hardware resource that should be used. For this reason, you should infer asynchronous set/reset signals for all flip-flops in the design. Foundation Express will then use the global set/reset lines.

Inferring D Flip-Flops

Foundation Express infers a D flip-flop whenever the sensitivity list of an always block includes an edge expression (a test for the rising or falling edge of a signal). Use the following syntax to describe a rising edge.

```
posedge SIGNAL
```

Use the following syntax to describe a falling edge.

```
negedge SIGNAL
```

When the sensitivity list of an always block contains an edge expression, Foundation Express creates flip-flops for all variables assigned values in the block. The following example shows the most common way of using an always block to infer a flip-flop.

```
always @(edge)
begin
```
Simple D Flip-Flop  When you infer a D flip-flop, control the clock and data signals from the top-level design ports or through combinatorial logic. Clock and data signals that can be controlled ensure that simulation can initialize the design. If you cannot control the clock and data signals, infer a D flip-flop with asynchronous reset or set or with a synchronous reset or set.

When you are inferring a simple D flip-flop, the always block can contain only one edge expression.

The following example provides the Verilog template for a positive edge-triggered D flip-flop. Foundation Express generates the inference report shown following the example for a positive edge-triggered D flip-flop. The figure “Positive-Edge-Triggered D Flip-flop” shows the inferred flip-flop.

```verilog
module dff_pos (DATA, CLK, Q);
    input DATA, CLK;
    output Q;
    reg Q;

    always @(posedge CLK)
        Q = DATA;
endmodule
```

The following example shows an inference report for a positive edge-triggered D flip-flop.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg

set/reset/toggle: none
The following example provides the Verilog template for a negative edge-triggered D flip-flop. Foundation Express generates the inference report shown following the example for a negative edge-triggered D flip-flop. The figure “Negative Edge-Triggered D Flip-Flop” shows the inferred flip-flop.

```verilog
module dff_neg (DATA, CLK, Q);
    input DATA, CLK;
    output Q;
    reg Q;

    always @(negedge CLK)
        Q = DATA;
endmodule
```

The following example shows an inference report for a negative edge-triggered D flip-flop.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg

set/reset/toggle: none
When inferring a D flip-flop with an asynchronous set or reset, include edge expressions for the clock and the asynchronous signals in the sensitivity list of the always block. Specify the asynchronous conditions using if statements. Specify the branches for the asynchronous conditions before the branches for the synchronous conditions.

The following example provides the Verilog template for a D flip-flop with an asynchronous set. Foundation Express generates the inference report shown following the example for a D flip-flop with asynchronous set. The figure “D Flip-Flop with Asynchronous Set” shows the inferred flip-flop.

```
module dff_async_set (DATA, CLK, SET, Q);
input DATA, CLK, SET;
output Q;
reg Q;

always @(posedge CLK or negedge SET)
    if (~SET)
        Q = 1'b1;
    else
        Q = DATA;
endmodule
```

The following example shows an inference report for a D flip-flop with asynchronous set.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>
The following example provides the Verilog template for a D flip-flop with an asynchronous reset. Foundation Express generates the inference report shown following the example for a D flip-flop with asynchronous reset. The figure “D Flip-Flop with Asynchronous Reset” shows the inferred flip-flop.

```verilog
module dff_async_reset (DATA, CLK, RESET, Q);
    input DATA, CLK, RESET;
    output Q;
    reg Q;

    always @(posedge CLK or posedge RESET)
        if (RESET)
            Q = 1'b0;
        else
            Q = DATA;
endmodule
```

The following example shows an inference report for a D flip-flop with asynchronous reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
Async-set: SET'

Figure 6-9  D Flip-Flop with Asynchronous Set

The following example provides the Verilog template for a D flip-flop with an asynchronous reset. Foundation Express generates the inference report shown following the example for a D flip-flop with asynchronous reset. The figure “D Flip-Flop with Asynchronous Reset” shows the inferred flip-flop.

```verilog
module dff_async_reset (DATA, CLK, RESET, Q);
    input DATA, CLK, RESET;
    output Q;
    reg Q;

    always @(posedge CLK or posedge RESET)
        if (RESET)
            Q = 1'b0;
        else
            Q = DATA;
endmodule
```

The following example shows an inference report for a D flip-flop with asynchronous reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
Async-set: RESET
D Flip-Flop with Asynchronous Set and Reset  The following example provides the Verilog template for a D flip-flop with active high asynchronous set and reset pins. The template uses the one_hot directive to prevent priority encoding of the set and reset signals. For this template, if you do not specify the one_hot directive, the reset signal has priority, because it is used as the condition for the if clause. Foundation Express generates the inference report shown in the inference report example for a D flip-flop with asynchronous set and reset. The figure “D Flip-Flop with Asynchronous Set and Reset” shows the inferred flip-flop.

Note: Most FPGA architectures do not have a register with an asynchronous set and asynchronous reset cell available. For this reason, avoid this construct.

```verilog
module dff_async (RESET, SET, DATA, Q, CLK);
    input CLK;
    input RESET, SET, DATA;
    output Q;
    reg Q;

    // synopsys one_hot "RESET, SET"
    always @(posedge CLK or posedge RESET or posedge SET)
        if (RESET)
            Q = 1’b0;
        else if (SET)
            Q = 1’b1;
```

Figure 6-10  D Flip-Flop with Asynchronous Reset
else Q = DATA;

// synopsys translate_off
always @ (RESET or SET)
  if (RESET + SET > 1)
    $write("ONE-HOT violation for RESET and SET.");
// synopsys translate_on
endmodule

The following example shows an inference report for a D flip-flop with asynchronous set and reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
Async-reset: RESET
Async-set: SET
Async-set and Async-reset ==> Q: X

Figure 6-11  D Flip-flop with Asynchronous Set and Reset

D Flip-Flop with Synchronous Set or Reset  The previous examples illustrate how to infer a D flip-flop with asynchronous controls—one way to initialize or control the state of a sequential device. You can also synchronously reset or set the flip-flop (see the examples in this section). The sync_set_reset directive directs Foundation Express to the synchronous controls of the sequential device.
When the target technology library does not have a D flip-flop with synchronous reset, Foundation Express infers a D flip-flop with synchronous reset logic as the input to the D pin of the flip-flop. If the reset (or set) logic is not directly in front of the D pin of the flip-flop, initialization problems can occur during gate-level simulation of the design.

The following example provides the Verilog template for a D flip-flop with synchronous set. Foundation Express generates the inference report shown following the example for a D flip-flop with synchronous set. The figure “D Flip-Flop with Synchronous Set” shows the inferred flip-flop.

```
module dff_sync_set (DATA, CLK, SET, Q);
    input DATA, CLK, SET;
    output Q;
    reg Q;

    //synopsys sync_set_reset "SET"
    always @(posedge CLK)
        if (SET)
            Q = 1'b1;
        else
            Q = DATA;
endmodule
```

The following example shows an inference report for a D flip-flop with synchronous set.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
  Sync-set: SET
The following example provides the Verilog template for a D flip-flop with synchronous reset. Foundation Express generates the inference report shown following the example for a D flip-flop with synchronous reset. The figure “D Flip-Flop with Synchronous Reset” shows the inferred flip-flop.

```verilog
module dff_sync_reset (DATA, CLK, RESET, Q);
    input DATA, CLK, RESET;
    output Q;
    reg Q;

    //synopsys sync_set_reset "RESET"
    always @(posedge CLK)
    if (~RESET)
        Q = 1'b0;
    else
        Q = DATA;
endmodule
```

The following example shows an inference report for a D flip-flop with synchronous reset.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg

Sync-reset: RESET'
D Flip-Flop with Synchronous and Asynchronous Load

D flip-flops can have asynchronous or synchronous controls. To infer a component with both synchronous and asynchronous controls, you must check the asynchronous conditions before you check the synchronous conditions.

The following example provides the Verilog template for a D flip-flop with synchronous load (called SLOAD) and an asynchronous load (called ALOAD). Foundation Express generates the inference report shown following the example for a D flip-flop with synchronous and asynchronous load. The figure “D Flip-Flop with Synchronous and Asynchronous Load” shows the inferred flip-flop.

```verilog
module dff_a_s_load (ALOAD, SLOAD, ADATA, SDATA, CLK, Q);
  input ALOAD, ADATA, SLOAD, SDATA, CLK;
  output Q;
  reg Q;

  always @ (posedge CLK or posedge ALOAD)
    if (ALOAD)
      Q = ADATA;
    else if (SLOAD)
      Q = SDATA;
endmodule
```

Figure 6-13  D Flip-Flop with Synchronous Reset
The following example shows an inference report for a D flip-flop with synchronous and asynchronous load.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q_reg
set/reset/toggle: none

Figure 6-14  D Flip-Flop with Synchronous and Asynchronous Load

Multiple Flip-Flops with Asynchronous and Synchronous Controls  If a signal is synchronous in one block but asynchronous in another block, use the sync_set_reset_local and async_set_reset_local directives to direct Foundation Express to the correct implementation.

In the following example, block infer_sync uses the reset signal as a synchronous reset, while block infer_async uses the reset signal as an asynchronous reset. Foundation Express generates the inference report shown in the inference reports example for multiple flip-flops with asynchronous and synchronous controls. The figure “Multiple Flip-flops with Asynchronous and Synchronous Controls” shows the resulting design.

module multi_attr (DATA1, DATA2, CLK, RESET, SLOAD, Q1, Q2);
    input DATA1, DATA2, CLK, RESET, SLOAD;

Verilog Reference Guide  6-25
Verilog Reference Guide

```verilog
output Q1, Q2;
reg Q1, Q2;

//synopsys sync_set_reset_local infer_sync "RESET"
always @(posedge CLK)
begin : infer_sync
    if (~RESET)
        Q1 = 1'b0;
    else if (SLOAD)
        Q1 = DATA1; // note: else hold Q
end

//synopsys async_set_reset_local infer_async "RESET"
always @(posedge CLK or negedge RESET)
begin: infer_async
    if (~RESET)
        Q2 = 1'b0;
    else if (SLOAD)
        Q2 = DATA2;
end
endmodule
```

The following example shows inference reports for multiple flip-flops with asynchronous and synchronous controls.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q1_reg

Sync-reset: RESET'

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q2_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
</tbody>
</table>

Q2_reg

Async-reset: RESET'
Understanding the Limitations of D Flip-Flop Inference

If you use an if statement to infer D flip-flops, your design must meet the following requirements.

- The signal in an edge expression cannot be an indexed expression.

The following always block is invalid because it uses an indexed expression.

```verilog
always @(posedge clk[1])
```

Foundation Express generates the following message when you use an indexed expression in the always block.

```
X8603a
```
Error: In an event expression with ‘posedge’ and ‘negedge’ qualifiers, only simple identifiers are allowed (%s). (VE-91)

- Set and reset conditions must be single-bit variables.

The following reset condition is invalid because it uses a bused variable.

```verilog
always @(posedge clk and negedge reset_bus)
  if (!reset_bus[1])
  .
end
```

Foundation Express generates the following message when you use a bused variable in a set or reset condition.

Error: The expression for the reset condition of the ‘if’ statement in this ‘always’ block can only be a simple identifier or its negation (%s). (VE-92)

- Set and reset conditions cannot use complex expressions.

The following reset condition is invalid because it uses a complex expression.

```verilog
always @(posedge clk and negedge reset)
  if (reset == (1-1))
  .
end
```

Foundation Express generates the VE-92 message when you use a complex expression in a set or reset condition.

- An if statement must occur at the top level of the always block.

The following example is invalid because the if statement does not occur at the top level.

```verilog
always @(posedge clk or posedge reset) begin
  #1;
  if (reset)
  .
end
```

Foundation Express generates the following message when the if statement does not occur at the top level.

Error: The statements in this ‘always’ block are outside the scope of the synthesis policy (%s). Only an ‘if’ statement is allowed at the top level in this
'always' block. Please refer to the HDL Compiler reference manual for ways to infer flip-flops and latches from 'always' blocks. (VE-93)

Inferring JK Flip-Flops

When you infer a JK flip-flop, make sure you can control the J, K, and clock signals from the top-level design ports to ensure that simulation can initialize the design. The following sections provide code examples, inference reports, and figures for these types of JK flip-flops:

• JK flip-flop
• JK flip-flop with asynchronous set and reset

JK Flip-Flop

In the JK flip-flop, the J and K signals act as active-high synchronous set and reset. Use the sync_set_reset directive to indicate that the J and K signals are the synchronous set and reset for the design. The following table shows the inferred flip-flop.

Table 6-1 Truth Table for JK Flip-Flop

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>CLK</th>
<th>Q_n+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Rising</td>
<td>Q_n</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Rising</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Rising</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Rising</td>
<td>Q_nB</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>Falling</td>
<td>Q_n</td>
</tr>
</tbody>
</table>

The following example provides the Verilog code that implements the JK flip-flop described in the "Truth Table for JK Flip-Flop."

```verilog
module JK(J, K, CLK, Q);
    input J, K;
    input CLK;
    output Q;
    reg Q;

    // synopsys sync_set_reset "J, K"
    always @ (posedge CLK)
    case ({J, K})
        2’b01 : Q = 0;
        2’b10 : Q = 1;
        2’b11 : Q = ~Q;
    default : Q = Q;
endcase
endmodule
```
The following example shows the inference report generated by Foundation Express for a JK flip-flop, and the figure following the report, “JK Flip-Flop,” shows the inferred flip-flop.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>N</td>
<td>N</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

Q_reg
Sync-reset: J’ K
Sync-set: J K’
Sync-toggle: J K
Sync-set and Sync-reset ==> Q: X

**Figure 6-16  JK Flip-Flop**

**JK Flip-Flop With Asynchronous Set and Reset** Use the sync_set_reset directive to indicate the JK function. Use the one_hot directive to prevent priority encoding of the J and K signals.

The following example provides the Verilog template for a JK flip-flop with asynchronous set and reset.

```verilog
module jk_async_sr (RESET, SET, J, K, CLK, Q);
    input RESET, SET, J, K, CLK;
    output Q;
```
Register and Three-State Inference

```verilog
reg Q;

// synopsys sync_set_reset "J, K"
// synopsys one_hot "RESET, SET"
always @ (posedge CLK or posedge RESET or posedge SET)
  if (RESET)
    Q = 1'b0;
  else if (SET)
    Q = 1'b1;
  else
    case ({J, K})
      2'b01 : Q = 0;
      2'b10 : Q = 1;
      2'b11 : Q = ~Q;
    endcase
//synopsys translate_off
always @(RESET or SET)
  if (RESET + SET > 1)
    $write ("ONE-HOT violation for RESET and SET.");
// synopsys translate_on
endmodule
```

The following table shows the inference report Foundation Express generates for a JK flip-flop with asynchronous set and reset, and the figure following the report, “JK Flip-Flop with Asynchronous Set and Reset,” shows the inferred flip-flop.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
</tbody>
</table>

Q_reg
- Async-reset: RESET
- Async-set: SET
- Sync-reset: J’ K
- Sync-set: J K’
- Sync-toggle: J K
- Async-set and Async-reset ==> Q: X
- Sync-set and Sync-reset ==> Q: X
Inferring Toggle Flip-Flops

To infer toggle flip-flops, follow the coding style in the following examples.

You must include asynchronous controls in the toggle flip-flop description. Without them, you cannot initialize toggle flip-flops to a known state.

This section describes toggle flip-flops with an asynchronous set or reset and toggle flip-flops with an enable and an asynchronous reset.

**Toggle Flip-Flop With Asynchronous Set or Reset** The following example shows the template for a toggle flip-flop with asynchronous set. Foundation Express generates the inference report shown following the example, and the figure “Toggle Flip-Flop with Asynchronous Set” shows the flip-flop.

```verilog
module t_async_set (SET, CLK, Q);
    input SET, CLK;
    reg Q;
```

---

*Figure 6-17  JK Flip-Flop with Asynchronous Set and Reset*
always @ (posedge CLK or posedge SET)
  if (SET)
    Q = 1;
  else
    Q = ~Q;
endmodule

TMP_Q_reg
Async-set: SET
Sync-toggle: true

Figure 6-18  Toggle Flip-Flop with Asynchronous Set

The following example provides the Verilog template for a toggle flip-flop with asynchronous reset. The table following the example shows the inference report, and the figure following the report, "Toggle Flip-Flop with Asynchronous Reset," shows the inferred flip-flop.

module t_async_reset (RESET, CLK, Q);
  input RESET, CLK;
  output Q;
  reg Q;

Verilog Reference Guide
always @ (posedge CLK or posedge RESET)
  if (RESET)
    Q = 0;
  else
    Q = ~Q;
endmodule

TMP_Q_reg
Async-reset: RESET
Sync-toggle: true

Figure 6-19 Toggle Flip-Flop with Asynchronous Reset

**Toggle Flip-Flop With Enable and Asynchronous Reset**

The following example provides the Verilog template for a toggle flip-flop with an enable and an asynchronous reset. The flip-flop toggles only when the enable (TOGGLE signal) has a logic 1 value.

Foundation Express generates the inference report shown following the example, and the figure following the report, “Toggle Flip-Flop with Enable and Asynchronous Reset,” shows the inferred flip-flop.

```verilog
module t_async_en_r (RESET, TOGGLE, CLK, Q);
  input RESET, TOGGLE, CLK;
```
output Q;
reg Q;
always @ (posedge CLK or posedge RESET)
begin : infer
  if (RESET)
    Q = 0;
  else if (TOGGLE)
    Q = ~Q;
end
endmodule

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Type</th>
<th>Width</th>
<th>Bus</th>
<th>MB</th>
<th>AR</th>
<th>AS</th>
<th>SR</th>
<th>SS</th>
<th>ST</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMP_Q_reg</td>
<td>Flip-flop</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>Y</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>Y</td>
</tr>
</tbody>
</table>

TMP_Q_reg
Async-reset: RESET
Sync-toggle: TOGGLE

Figure 6-20  Toggle Flip-Flop with Enable and Asynchronous Reset

Getting the Best Results

This section provides tips for improving the results you achieve during flip-flop inference. The following topics are covered.

- Minimizing flip-flop count
• Correlating synthesis results with simulation results

### Minimizing Flip-Flop Count

An always block that contains a clock edge in the sensitivity list causes Foundation Express to infer a flip-flop for each variable assigned a value in that block. Make sure your HDL description builds only as many flip-flops as the design requires.

The description in the following example builds six flip-flops, one for each variable assigned a value in the block (COUNT(2:0), AND_BITS, OR_BITS, and XOR_BITS).

```verilog
module count (CLK, RESET, AND_BITS, OR_BITS, XOR_BITS);
  input CLK, RESET;
  output AND_BITS, OR_BITS, XOR_BITS;
  reg AND_BITS, OR_BITS, XOR_BITS;
  reg [2:0] COUNT;

  always @(posedge CLK) begin
    if (RESET)
      COUNT = 0;
    else
      COUNT = COUNT + 1;

    AND_BITS = & COUNT;
    OR_BITS = | COUNT;
    XOR_BITS = ^ COUNT;
  end
endmodule
```

In the above design, the outputs AND_BITS, OR_BITS, and XOR_BITS depend solely on the value of variable COUNT. If the variable COUNT is registered, these three outputs do not need to be registered.

To compute values synchronously and store them in flip-flops, set up an always block with a signal edge trigger. To let other values change asynchronously, make a separate always block with no signal edge trigger. Put the assignments you want clocked in the always block with the signal edge trigger, and put the other assignments in the other always block. You use this technique to create Mealy machines.
To avoid inferring extra registers, assign the outputs in an always block that does not have a clock edge in its condition expression. The following example shows a description with two always blocks, one with a clock edge condition and one without. Put the registered (synchronous) assignments into the block with the clock edge condition. Put the other (asynchronous) assignments in the other block. This description style lets you choose the variables that are registered and those that are not.

```verilog
module count (CLK, RESET, AND_BITS, OR_BITS, XOR_BITS);
    input CLK, RESET;
    output AND_BITS, OR_BITS, XOR_BITS;
    reg AND_BITS, OR_BITS, XOR_BITS;
    reg [2:0] COUNT;

    //synchronous block
    always @(posedge CLK) begin
        if (RESET)
            COUNT = 0;
        else
            COUNT = COUNT + 1;
    end
    //asynchronous block
    always @(COUNT) begin
        AND_BITS = & COUNT;
        OR_BITS = | COUNT;
        XOR_BITS = ^ COUNT;
    end
endmodule
```

The technique of separating combinatorial logic from registered or sequential logic is useful to describe state machines. See the following examples in Appendix A.

- “Count Zeros—Combinatorial Version”
- “Count Zeros—Sequential Version”
- “Drink Machine—State Machine Version”
- “Drink Machine—Count Nickels Version”
- “Carry-Lookahead Adder”
Correlating with Simulation Results

Using delay specifications with registered values can cause the simulation to behave differently from the logic Foundation Express synthesizes. For example, the description in the following example contains delay information that causes Foundation Express to synthesize a circuit that behaves unexpectedly (the post-synthesis simulation results do not match the pre-synthesis simulation results).

```verilog
module flip_flop (D, CLK, Q);
  input D, CLK;
  output Q;
endmodule

module top (A, C, D, CLK);
  reg B;
  always @(A or C or D or CLK)
  begin
    B <= #100 A;
    flip_flop F1(A, CLK, C);
    flip_flop F2(B, CLK, D);
  end
endmodule
```

In the above example, B changes 100 nanoseconds after A changes. If the clock period is less than 100 nanoseconds, output D is one or more clock cycles behind output C during simulation of the design. However, because Foundation Express ignores the delay information, A and B change values at the same time and so do C and D. This behavior is not the same as in the post-synthesis simulation.

When using delay information in your designs, make sure that the delays do not affect registered values. In general, you can safely include delay information in your description if it does not change the value that gets clocked into a flip-flop.

Understanding Limitations of Register Inference

Foundation Express cannot infer the following components. You must instantiate these components in your Verilog description.

- Flip-flops and latches with three-state outputs
• Flip-flops with bidirectional pins
• Flip-flips with multiple clock inputs
• Multiport latches
• Register banks

Note: Although you can instantiate flip-flops with bidirectional pins, Foundation Express interprets these cells as black boxes.

Three-State Inference

Foundation Express infers a three-state driver when you assign the value of z to a variable. The z value represents the high-impedance state. Foundation Express infers one three-state driver per block. You can assign high-impedance values to single-bit or bused variables.

Reporting Three-State Inference

Foundation Express generates an inference report that shows information about inferred devices.

The following example shows a three-state inference report.

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT1_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

The first column of the report indicates the name of the inferred three-state device. The second column of the report indicates the type of three-state device that Foundation Express inferred.

Controlling Three-State Inference

Foundation Express always infers a three-state driver when you assign the value of z to a variable. Foundation Express does not provide any means of controlling the inference.

Inferring Three-State Drivers

This section contains Verilog examples that infer the following types of three-state drivers.

• Simple three-state drivers
• Registered three-state drivers
Simple Three-State Driver

This section shows a template for a simple three-state driver. In addition, this section supplies examples of how allocating high-impedance assignments to different blocks affects three-state inference.

The following example provides the Verilog template for a simple three-state driver. Foundation Express generates the inference report shown in the inference report example for a simple three-state driver. The figure “Three-State Driver” shows the inferred three-state driver.

```verilog
module three_state (ENABLE, IN1, OUT1);
    input IN1, ENABLE;
    output OUT1;
    reg OUT1;

    always @(ENABLE or IN1) begin
        if (ENABLE)
            OUT1 = IN1;
        else
            OUT1 = 1’bz; //assigns high-impedance state
    end
endmodule
```

The following example shows how to place all high-impedance assignments in a single block. In this case, the data is gated and Foundation Express infers a single three-state driver. An inference report for a single process follows the example. The figure “Inferring One Three-State Driver” shows the schematic the code generates.

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT1_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

**Figure 6-21 Three-State Driver**

The following example shows how to place all high-impedance assignments in a single block. In this case, the data is gated and Foundation Express infers a single three-state driver. An inference report for a single process follows the example. The figure “Inferring One Three-State Driver” shows the schematic the code generates.
module three_state (A, B, SELA, SELB, T);
  input  A, B, SELA, SELB;
  output T;
  reg T;

always @(SELA or SELB or A or B) begin
  T = 1'bz;
  if (SELA)
    T = A;
  if (SELB)
    T = B;
end
endmodule

The following example shows a single block inference report.

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

Figure 6-22  Inferring One Three-State Driver

The following example shows how to place each high-impedance assignment in a separate block. In this case, Foundation Express infers multiple three-state drivers. The inference report for two three-state drivers follows the example. The figure “Inferring Two Three-State Drivers” shows the schematic the code generates.

module three_state (A, B, SELA, SELB, T);
  input  A, B, SELA, SELB;
  output T;
  reg T;
always @(SELA or A)
if (SELA)
  T = A;
else
  T = 1’bz;

always @(SELB or B)
if (SELB)
  T = B;
else
endmodule

The following example shows an inference report for two three-state drivers.

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_tri2</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

The following example shows an inference report for two three-state drivers.

![Diagram](image.png)

**Figure 6-23** Inferring Two Three-State Drivers
Registered Three-State Drivers

When a variable is registered in the same block in which it is three-stated, Foundation Express also registers the enable pin of the three-state gate.

The following example shows this type of code, and the inference report for a three-state driver with registered enable follows the example. The figure “Three-State Driver with Registered Enable” shows the schematic the code generates.

```verilog
module ff_3state (DATA, CLK, THREE_STATE, OUT1);
    input DATA, CLK, THREE_STATE;
    output OUT1;
    reg OUT1;

    always @(posedge CLK) begin
        if (THREE_STATE)
            OUT1 = 1'bz;
        else
            OUT1 = DATA;
    end
endmodule
```

The following example shows an inference report for a three-state driver with registered enable.

<table>
<thead>
<tr>
<th>Three-state Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT1_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
<tr>
<td>OUT1_tr_enable_reg</td>
<td>Flip-flop (width 1)</td>
<td>N</td>
</tr>
</tbody>
</table>
Figure 6-24 Three-State Driver with Registered Enable

In the above figure, the three-state gate has a register on its enable pin. The following example uses two blocks to instantiate a three-state gate with a flip-flop only on the input. The inference report for a three-state driver without registered enable follows the example. The figure “Three-State Driver without Registered Enable” shows the schematic the code generates.

```verilog
module ff_3state (DATA, CLK, THREE_STATE, OUT1);
  input DATA, CLK, THREE_STATE;
  output OUT1;
  reg OUT1;
  reg TEMP;

  always @(posedge CLK)
    TEMP = DATA;

  always @(THREE_STATE or TEMP)
    if (THREE_STATE)
      OUT1 = TEMP;
    else
      OUT1 = 1'b0;
endmodule
```
The following example shows an inference report for a three-state driver without registered enable.

<table>
<thead>
<tr>
<th>Three-State Device Name</th>
<th>Type</th>
<th>MB</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT1_tri</td>
<td>Three-State Buffer</td>
<td>N</td>
</tr>
</tbody>
</table>

**Figure 6-25 Three-State Driver without Registered Enable**

### Understanding the Limitations of Three-State Inference

You can use the Z value in the following ways.

- Variable assignment
- Function call argument
- Return value

You cannot use the z value in an expression, except for comparison to z. Be careful when using expressions that compare to the z value. Foundation Express always evaluates these expressions to FALSE, and the pre- and post-synthesis simulation results might differ. For this reason, Foundation Express issues a warning when it synthesizes such comparisons.

The following example shows the incorrect use of the z value in an expression.

```
OUT_VAL = (1’bz && IN_VAL);
```

The following example shows the correct use of the z value in an expression.

```
if (IN_VAL == 1’bz) then
```
Foundation Express Directives

Specific aspects of the synthesis process can be controlled by special comments in the Verilog source code called Foundation Express directives. Because these directives are just a special case of regular comments, they are ignored by the Verilog HDL Simulator and do not affect simulation.

Foundation Express directives and their effect on translation are described in the following sections of this chapter.

• “Notation for Foundation Express Directives”
• “translate_off and translate_on Directives”
• “parallel_case Directive”
• “full_case Directive”
• “state_vector Directive”
• “enum Directive”
• “Component Implication”

Notation for Foundation Express Directives

The special comments that make up Foundation Express directives begin, like all Verilog comments, with the characters // or /*. The // characters begin a comment that fits on one line (most Foundation Express directives fit on one line). If you use the /* characters to begin a multiline comment, you must end the comment with */. You do not need to use the /* characters at the beginning of each line, only at the beginning of the first line.

Note: You cannot use // synopsys in a regular comment. In addition, Foundation Express displays a syntax error if Verilog code is in a // synopsys directive.
translate_off and translate_on Directives

The // synopsys translate_off and // synopsys translate_on directives tell Foundation Express to suspend translation of the source code and restart translation at a later point. Use these directives when your Verilog source code contains commands specific to simulation that Foundation Express does not accept.

You turn translation off with the either of the following directives.

```
// synopsys translate_off
/* synopsys translate_off */
```

You turn translation back on with either of the following directives.

```
// synopsys translate_on
/* synopsys translate_on */
```

At the beginning of each Verilog file, translation is enabled. After that, you can use the translate_off and translate_on directives anywhere in the text. These directives must be used in pairs. Each translate_off must appear before its corresponding translate_on. The following example shows a simulation driver protected by a translate_off directive.

```
module trivial (a, b, f);
input a,b;
output f;
assign f = a & b;
// synopsys translate_off
initial $monitor (a, b, f);
// synopsys translate_on
dendmodule

/* synopsys translate_off */
module driver;
reg [1:0] value_in;
integer i;
trivial triv1(value_in[1], value_in[0]);
initial begin
    for (i = 0; i < 4; i = i + 1)
        #10 value_in = i;
end
endmodule
/* synopsys translate_on */
```
The // synopsys parallel_case directive affects the way logic is generated for the case statement. As explained in the “Full Case and Parallel Case” section of the “Functional Descriptions” chapter, a case statement generates the logic for a priority encoder. Under certain circumstances, you might not want to build a priority encoder to handle a case statement. You can use the parallel_case directive to force Foundation Express to generate multiplexer logic instead.

The syntax for the parallel_case directive is either of the following directives.

```
// synopsys parallel_case
```

or

```
/* synopsys parallel_case */
```

In the following example, the states of a state machine are encoded as one hot signal. If the case statement in the example were implemented as a priority encoder, the generated logic would be unnecessarily complex.

```
reg [3:0] current_state, next_state;
parameter state1 = 4'b0001, state2 = 4'b0010,
             state3 = 4'b0100, state4 = 4'b1000;

case (1)//synopsys parallel_case
    current_state[0] : next_state = state2;
    current_state[1] : next_state = state3;
    current_state[3] : next_state = state1;
endcase
```

Use the parallel_case directive immediately after the case expression, as shown above. This directive makes all case-item evaluations in parallel. All case items that evaluate to TRUE are executed (not just the first one) which might give you unexpected results.

In general, use parallel_case when you know that only one case item is executed. If only one case item is executed, the logic generated from a parallel_case directive performs the same function as the
circuit when it is simulated. If two case items are executed, and you have used the parallel_case directive, the generated logic is not the same as the simulated description.

### full_case Directive

The // synopsys full_case directive asserts that all possible clauses of a case statement have been covered and that no default clause is necessary. This directive has two uses; it avoids the need for default logic, and it can avoid latch inference from a case statement by asserting that all necessary conditions are covered by the given branches of the case statement. As explained in the “Full Case and Parallel Case” section of the “Functional Descriptions” chapter, a latch can be inferred whenever a variable is not assigned a value under all conditions.

The syntax for the full_case directive is either of the following directives.

```verilog
// synopsys full_case
/* synopsys full_case */
```

If the case statement contains a default clause, Foundation Express assumes that all conditions are covered. If there is no default clause, and you do not want latches to be created, use the full_case directive to indicate that all necessary conditions are described in the case statement.

The following example shows two uses of the full_case directive. Note that the parallel_case and full_case directives can be combined in one comment.

```verilog
reg [1:0] in, out;
reg [3:0] current_state, next_state;
parameter state1 = 4’b0001, state2 = 4’b0010,
                 state3 = 4’b0100, state4 = 4’b1000;

case (in) // synopsys full_case
    0: out = 2;
    1: out = 3;
    2: out = 0;
endcase
```
case (1) // synopsys parallel_case full_case
    current_state[0] : next_state = state2;
    current_state[1] : next_state = state3;
    current_state[3] : next_state = state1;
endcase

In the first case statement, the condition in == 3 is not covered. You
can either use a default clause to cover all other conditions, or use the
full_case directive (as in this example) to indicate that other branch
conditions do not occur. If you cover all possible conditions explicit-
ly, Foundation Express recognizes the case statement as full-case, so
the full_case directive is not necessary.

The second case statement in the above example does not cover all 16
possible branch conditions. For example, current_state == 4’b0101 is
not covered. The parallel_case directive is used in this example
because only one of the four case items can evaluate to TRUE and be
executed.

Although you can use the full_case directive to avoid creating
latches, using this directive does not guarantee that latches will not
be built. You must still assign a value to each variable used in the case
statement in all branches of the case statement. The following
example illustrates a situation where the full_case directive prevents
a latch from being inferred for variable b, but not for variable a.

reg a, b;
reg [1:0] c;
case (c) // synopsys full_case
     0: begin a = 1; b = 0; end
     1: begin a = 0; b = 0; end
     2: begin a = 1; b = 1; end
     3: b = 1; // a is not assigned here
endcase

In general, use full_case when you know that all possible branches of
the case statement have been enumerated or, at least, all branches
that can occur. If all branches that can occur are enumerated, the logic
generated from the case statement performs the same function as the
simulated circuit. If a case condition is not fully enumerated, the
generated logic and the simulation are not the same.

Note: You do not need the full_case directive if you have a default
branch, or you enumerate all possible branches in a case statement,
because Foundation Express assumes that the case statement is full_case.

**state_vector Directive**

The // synopsys state_vector directive labels a variable in a Verilog description as the state vector of an equivalent finite state machine.

The syntax for the state_vector directive is one of the following.

```
// synopsys state_vector vector_name
```

or

```
/* synopsys state_vector vector_name */
```

The vector_name variable is the name chosen as a state vector. This declaration allows Foundation Express to extract the labeled state vector from the Verilog description. Used with the enum directive, described in the next section, the state_vector directive allows you to define the state vector of a finite state machine (and its encodings) from a Verilog description. The following example shows one way to use the state_vector directive.

**Warning:** Do not define two state_vector directives in one module. Although Foundation Express does not issue an error message, it recognizes only the first state_vector directive and ignores the second.

```
reg [1:0] state, next_state;
// synopsys state_vector state
ays @ (state or in) begin
    case (state) // synopsys full_case
        0: begin
            out = 3;
            next_state = 1;
        end
        1: begin
            out = 2;
            next_state = 2;
        end
        2: begin
            out = 1;
            next_state = 3;
        end
        3: begin
```
The // synopsys enum directive is designed to use with the Verilog parameter definition statement to specify state machine encodings. When a variable is marked as a state_vector (see the “state_vector Directive” section of this chapter) and it is declared as an enum, Foundation Express uses the enum values and names for the states of an extracted state machine.

The syntax of the enum directive is either one of the following.

```
// synopsys enum enum_name

/* synopsys enum enum_name */
```

The following example shows the declaration of an enumeration of type colors that is 3 bits wide and has the enumeration literals red, green, blue, and cyan with the values shown.

```
parameter [2:0] // synopsys enum colors
    red = 3’b000, green = 3’b001, blue = 3’b010, cyan = 3’b011;
```

The enumeration must include a size (bit-width) specification. The following example shows an invalid enum declaration.

```
parameter /* synopsys enum colors */
    red = 3’b000, green = 1;
    // [2:0] required
```

The following example shows a register, a wire, and an input port with the declared type of colors. In each of the following declarations, the array bounds must match those of the enumeration declaration. If you use different bounds, synthesis might not agree with simulation behavior.
Verilog Reference Guide

Even though you declare a variable to be of type enum, it can still be assigned a bit value that is not one of the enumeration values in the definition. The following example relates to the previous example and shows an invalid encoding for colors.

```verilog
counter = 3'b111;
```

Because 111 is not in the definition for colors, it is not a valid encoding. Foundation Express accepts this encoding, because it is valid Verilog code, but Foundation Express recognizes this assignment as an invalid encoding and ignores it.

You can use enumeration literals just like constants, as shown in the following example.

```verilog
if (input_port == blue)
    counter = red;
```

You can also use enumeration with the state_vector directive. The following example shows how the state_vector variable is tagged by using enumeration.

```verilog
// This finite-state machine (Mealy type) reads 1 bit // per cycle and detects 3 or more consecutive ones.
module enum2_V(signal, clock, detect);
input signal, clock;
output detect;
reg detect;

//Declare the symbolic names for states
parameter [1:0] //synopsys enum state_info
    NO_ONES = 2'h0,
    ONE_ONE = 2'h1,
    TWO_ONES = 2'h2,
    AT_LEAST_THREE_ONES = 2'h3;

//Declare current state and next state variables
reg [1:0] /* synopsys enum state_info */ cs;
reg [1:0] /* synopsys enum state_info */ ns;

// synopsys state_vector c
always @ (cs or signal)
begin
  detect = 0;  //default values
  if (signal == 0)
    ns = NO_ONES;
  else
    case (cs)  //synopsys full_case
      NO_ONES: ns = ONE_ONE;
      ONE_ONE: ns = TWO_ONES;
      TWO_ONES, ns = AT_LEAST_THREE_ONES;
      AT_LEAST_THREE_ONES:
        begin
          ns = AT_LEAST_THREE_ONES;
          detect = 1;
        end
    endcase
  end
  always @(posedge clock) begin
    cs = ns;
  end
endmodule

Enumerated types are designed to be used as whole entities. This
design allows Foundation Express to rebind the encodings of an
enumerated type more easily. You cannot select a bit or a part from a
variable that has been given an enumerated type. If you do, the
overall behavior of your design changes when Foundation Express
changes the original encoding. The following example shows an
unsupported bit-select.

```verilog
parameter [2:0] /* synopsys enum states */
  s0 = 3’d0, s1 = 3’d1, s2 = 3’d2, s3 = 3’d3,
  s4 = 3’d4, s5 = 3’d5, s6 = 3’d6, s7 = 3’d7;
reg [2:0] /* synopsys enum states */ state,
  next_state;

assign high_bit = state[2]; // not supported
```

Because you cannot access individual bits of an enumerated type,
you cannot use component instantiation to hook up single-bit flip-
flops or three-states. The following example shows an example of this
type of unsupported bit-select.

```verilog
DFF ff0 (next_state[0], clk, state[0]);
DFF ff1 (next_state[1], clk, state[1]);
```
To create flip-flops and three-states for enum values, you must imply them with the posedge construct or the literal z, as shown in the following example.

```verilog
define ff2 (next_state[2], clk, state[2]);

parameter [2:0] /* synopsys enum states */
s0 = 3’d0, s1 = 3’d1, s2 = 3’d2, s3 = 3’d3,
s4 = 3’d4, s5 = 3’d5, s6 = 3’d6, s7 = 3’d7;
reg [2:0] /* synopsys enum states */ state,
        next_state;

parameter [1:0] /* synopsys enum outputs */
 DONE = 2’d0, PROCESSING = 2’d1, IDLE = 2’d2;
reg [1:0] /* synopsys enum outputs */ out, triout;

always @ (posedge clk) state = next_state;
assign triout = trienable ? out : ’bz;
```

If you use the constructs shown in the example above, you can change the enumeration encodings by changing the parameter and reg declarations, as shown in the following example. You can also allow Foundation Express to change the encodings.

```verilog
parameter [3:0] /* synopsys enum states */
s0 = 4’d0, s1 = 4’d10, s2 = 4’d15, s3 = 4’d5,
s4 = 4’d2, s5 = 4’d4, s6 = 4’d6, s7 = 4’d8;
reg [3:0] /* synopsys enum states */ state,
        next_state;

parameter [1:0] /* synopsys enum outputs */
 DONE = 2’d3, PROCESSING = 2’d1, IDLE = 2’d0;
reg [1:0] /* synopsys enum outputs */ out, triout;

always @ (posedge clk) state = next_state;
assign triout = trienable ? out : ’bz;
```

If you must select individual bits of an enumerated type, you can declare a temporary variable of the same size as the enumerated type. Assign the enumerated type to the variable, then select individual bits of the temporary variable. The following example shows how this is done.
parameter [2:0] /* synopsys enum states */
    s0 = 3’d0, s1 = 3’d1, s2 = 3’d2, s3 = 3’d3,
    s4 = 3’d4, s5 = 3’d5, s6 = 3’d6, s7 = 3’d7;
reg [2:0] /* synopsys enum states */ state,
    next_state;
wire [2:0] temporary;
assign temporary = state;
assign high_bit = temporary[2]; //supported

**Note:** Selecting individual bits from an enumerated type is not recommended.

If you declare a port as a reg and as an enumerated type, you must declare the enumeration when you declare the port. The following example shows the declaration of the enumeration.

```verilog
module good_example (a,b);
    parameter [1:0] /* synopsys enum colors */
        green = 2’b00, white = 2’b11;
    input a;
    output [1:0] /* synopsys enum colors */ b;
    reg [1:0] b;
.
endmodule
```

The following example shows the wrong way to declare a port as an enumerated type, because the enumerated type declaration appears with the reg declaration instead of with the output port declaration. This code does not export enumeration information to Foundation Express.

```verilog
module bad_example (a,b);
    parameter [1:0] /* synopsys enum colors */
        green = 2’b00, white = 2’b11;
    input a;
    output [1:0] b;
    reg [1:0] /* synopsys enum colors */ b;
.
endmodule
```
**Component Implication**

In Verilog, you cannot instantiate modules in behavioral code. To include an embedded netlist in your behavioral code, use the directives // synopsys map_to_module and // synopsys return_port_name for Foundation Express to recognize the netlist as a function being implemented by another module. When this subprogram is invoked in the behavioral code, the module is instantiated.

The first directive, // synopsys map_to_module, flags a function for implementation as a distinct component. The syntax follows.

```
// synopsys map_to_module  modulename
```

The second directive identifies a return port, because functions in Verilog do not have output ports. A return port name must be identified to instantiate the function as a component. The syntax follows.

```
// synopsys return_port_name  portname
```

**Note:** Remember that if you add a map_to_module directive to a function, the contents of the function are parsed and ignored and the indicated module is instantiated. You must ensure that the functionality of the module instantiated in this way and the function it replaces are the same; otherwise, pre-synthesis and post-synthesis simulation do not match.

The following example illustrates the map_to_module and return_port_name directives.

```
module mux_inst (a, b, c, d, e);
  input a, b, c, d;
  output e;
  function mux_func;
    // synopsys map_to_module mux_module
    // synopsys return_port_name mux_ret
    input in1, in2, cntrl;
    /*
    ** the contents of this function are ignored for
    ** synthesis, but the behavior of this function
    ** must match the behavior of mux_module for
    ** simulation purposes
    */
    begin
      if (cntrl) mux_func = in1;
      else mux_func = in2;
    end
  end
endmodule
```
endfunction

assign e = a & mux_func (b, c, d);
//this function call actually instantiates component /
/(module) mux_module

endmodule

module mux_module (in1, in2, cntrl, mux_ret);
input in1, in2, cntrl;
output mux_ret;

and and2_0 (wire1, in1, cntrl);
not not1 (not_cntrl, cntrl);
and and2_1 (wire2, in2, not_cntrl);
or or2 (mux_ret, wire1, wire2);

endmodule
Writing Circuit Descriptions

You can write many logically equivalent descriptions in Verilog to describe a circuit design. However, some descriptions are more efficient than others in terms of the synthesized circuit’s area and speed. The way you write your Verilog source code can affect synthesis.

This chapter describes how to write a Verilog description to ensure an efficient implementation. Topics include the following:

- "How Statements Are Mapped to Logic"
- "Don’t Care Inference"
- "Propagating Constants"
- "Synthesis Issues"
- "Designing for Overall Efficiency"

Here are some general guidelines for writing efficient circuit descriptions:

- Restructure a design that makes repeated use of several large components to minimize the number of instantiations.
- In a design that needs some, but not all, of its variables or signals stored during operation, minimize the number of latches or flip-flops required.
- Consider collapsing hierarchy for more efficient synthesis.

How Statements Are Mapped to Logic

Verilog descriptions are mapped to logic by the creation of blocks of combinational circuits and storage elements. A statement or an operator in a Verilog function can represent a block of combinational logic or, in some cases, a latch or register.
The description fragment shown in the following example represents four logic blocks.

- A comparator that compares the value of b with 10
- An adder that has a and b as inputs
- An adder that has a and 10 as inputs
- A multiplexer (implied by the if statement) that controls the final value of y

\[
\begin{align*}
\text{if } (b < 10) \\
& \quad y = a + b; \\
\text{else} \\
& \quad y = a + 10;
\end{align*}
\]

The logic blocks created by Foundation Express are custom-built for their environment. That is, if a and b are 4-bit quantities, a 4-bit adder is built. If a and b are 9-bit quantities, a 9-bit adder is built. Because Foundation Express incorporates a large set of these customized logic blocks, it can translate most Verilog statements and operators.

**Design Structure**

Foundation Express provides significant control over the preoptimization structure, or organization of components, in your design. Whether or not your design structure is preserved after optimization depends on the options you select. Foundation Express automatically chooses the best structure for your design. You can view the preoptimized structure in the schematic window and then correlate it back to the original HDL source code.

You control structure by the way you order assignment statements and the way you use variables. Each Verilog assignment statement implies a piece of logic. The following examples illustrate two possible descriptions of an adder’s carry chain. The second example results in a ripple carry implementation, as in the first example. The third example has more structure (gates), because the HDL source includes temporary registers, and it results in a carry-lookahead implementation, as in the second example.

```verilog
// a is the addend
// b is the augend
// c is the carry
// cin is the carry in
c0 = (a0 & b0) |...
```
Writing Circuit Descriptions

\[
(a_0 | b_0) \& \text{cin};
\]
\[
c_1 = (a_1 \& b_1) | (a_1 | b_1) \& c_0;
\]

Figure 8-1 Ripple Carry Chain Implementation

// p's are propagate
// g's are generate
p_0 = a_0 | b_0;
g_0 = a_0 \& b_0;
p_1 = a_1 | b_1;
g_1 = a_1 \& b_1;
c_0 = g_0 | p_0 \& \text{cin};
c_1 = g_1 | p_1 \& g_0 | p_1 \& p_0 \& \text{cin};

Figure 8-2 Carry-Lookahead Chain Implementation

You can also use parentheses to control the structure of complex components in a design. Foundation Express uses parentheses to
define logic groupings. The following two examples illustrate two groupings of adders. The circuit diagrams show how grouping the logic affects the way the circuit is synthesized. When the first example is parsed, \((a + b)\) is grouped together by default, then \(c\) and \(d\) are added one at a time.

\[
z = a + b + c + d;
\]

**Figure 8-3**  4-Input Adder

\[
z = (a + b) + (c + d);
\]

**Figure 8-4**  4-Input Adder with Parentheses

**Note:** Manual or automatic resource sharing can also affect the structure of a design.
Using Design Knowledge

In many circumstances, you can improve the quality of synthesized circuits by better describing your high-level knowledge of a circuit. Foundation Express cannot always derive details of a circuit architecture. Any additional architectural information you can provide to Foundation Express can result in a more efficient circuit.

Optimizing Arithmetic Expressions

Foundation Express uses the properties of arithmetic operators (such as the associative and commutative properties of addition) to rearrange an expression so that it results in an optimized implementation. You can also use arithmetic properties to control the choice of implementation for an expression. Three forms of arithmetic optimization are discussed in this section.

• Arranging Expression Trees for Minimum Delay
• Sharing Common Subexpressions

Arranging Expression Trees for Minimum Delay

If your goal is to speed up your design, arithmetic optimization can minimize the delay through an expression tree by rearranging the sequence of the operations. Consider the statement in the following example.

\[ Z \leq A + B + C + D; \]

The parser performs each addition in order, as though parentheses were placed as shown, and constructs the expression tree shown in the following figure:

\[ Z \leq ((A + B) + C) + D; \]
Considering Signal Arrival Times  If all signals arrive at the same time, the critical path can be reduced to two adders.

\[ Z \leq (A + B) + (C + D); \]

The parser evaluates the expressions in parentheses first and constructs a balanced adder tree, as shown in the following figure.

Figure 8-6  Balanced Adder Tree (Same Arrival Times for All Signals)

Suppose signals B, C, and D arrive at the same time and signal A arrives last. The expression tree that produces the minimum delay is shown in the following figure.
Using Parentheses  You can use parentheses in expressions to exercise more control over the way expression trees are constructed. Parentheses are regarded as user directives that force an expression tree to use the groupings inside the parentheses. The expression tree cannot be rearranged to violate these groupings.

To illustrate the effect of parentheses on the construction of an expression tree, consider the following example.

\[
Q <= ((A + (B + C)) + D + E) + F;
\]

The parentheses in the expression in the above example define the following subexpressions, whose numbers correspond to those in the figure following the example:

\[
1 \quad (B + C) \\
2 \quad (A + (B + C)) \\
3 \quad ((A + (B + C)) + D + E)
\]

These subexpressions must be preserved in the expression tree. The default expression tree for the above examples are shown in the following figure.
When Foundation Express performs arithmetic optimization, it considers how to handle the overflow from carry bits during addition. The optimized structure of an expression tree is affected by the bit-widths you declare for storing intermediate results. For example, suppose you write an expression that adds two 4-bit numbers and stores the result in a 4-bit register. If the result of the addition overflows the 4-bit output, the most significant bits are truncated. The following example shows how Foundation Express handles overflow characteristics.

```verilog
t <= a + b;  // a and b are 4-bit numbers
z <= t + c;  // c is a 6-bit number
```

In the above example, three variables are added \((a + b + c)\). A temporary variable, \(t\), holds the intermediate result of \(a + b\). Suppose \(t\) is declared as a 4-bit variable so the overflow bits from the addition of \(a + b\) are truncated. The parser determines the default structure of the expression tree, which is shown in the following figure.
Now suppose the addition is performed without a temporary variable \((z = a + b + c)\). Foundation Express determines that five bits are needed to store the intermediate result of the addition, so no overflow condition exists. The results of the final addition might be different from the first case, where a 4-bit temporary variable is declared that truncates the result of the intermediate addition. Therefore, these two expression trees do not always yield the same result. The expression tree for the second case is shown in the following figure.

**Figure 8-10  Expression Tree with 5-Bit Intermediate Result**

**Sharing Common Subexpressions**

Subexpressions consist of two or more variables in an expression. If the same subexpression appears in more than one equation, you
might want to share these operations to reduce the area of your circuit. You can force common subexpressions to be shared by declaring a temporary variable to store the subexpression, then use the temporary variable wherever you want to repeat the subexpression. The following example shows a group of simple additions that use the common subexpression `(a + b)`.

```verilog
  temp <= a + b;
  x <= temp;
  y <= temp + c;
```

Instead of manually forcing common subexpressions to be shared, you can let Foundation Express automatically determine whether sharing common subexpressions improves your circuit. You do not need to declare a temporary variable to hold the common subexpression in this case.

In some cases, sharing common subexpressions results in more adders being built. Consider the following example, where `A + B` is a common subexpression.

```verilog
  if cond1
    Y <= A + B;
  else
    Y <= C + D;
  end;
  if cond2
    Z <= E + F;
  else
    Z <= A + B;
  end;
```

If the common subexpression `A + B` is shared, three adders are needed to implement the following section of code.

```
  (A + B)
  (C + D)
  (E + F)
```

If the common subexpression is not shared, only two adders are needed: one to implement the additions `A + B` and `C + D` and one to implement the additions `E + F` and `A + B`.

Foundation Express analyzes common subexpressions during the resource sharing phase of the compile command and considers area
costs and timing characteristics. To turn off the sharing of common subexpressions for the current design, use the constraint manager.

The Foundation Express parser does not identify common subexpressions unless you use parentheses or write them in the same order. For example, the two equations in the following example use the common subexpression A + B.

\[
Z \leftarrow D + A + B;
\]

The parser does not recognize \(A + B\) as a common subexpression, because it parses the second equation as \((D + A) + B\). You can force the parser to recognize the common subexpression by rewriting the second assignment statement as

\[
Z \leftarrow A + B + D;
\]

or

\[
Z \leftarrow D + (A + B);
\]

**Note:** You do not have to rewrite the assignment statement, because Foundation Express recognizes common subexpressions automatically.

**Using Operator Bit-Width Efficiently**

You can improve circuits by using operators more carefully. In the following example, the adder sums the 8-bit value of \(a\) with the lower 4 bits of \(temp\). Although \(temp\) is declared as an 8-bit value, the upper 4 bits of \(temp\) are always 0, so only the lower 4 bits of \(temp\) are needed for the addition.

You can simplify the addition by changing \(temp\) to \(temp[3:0]\), as shown in the following example. Now, instead of using eight full adders to perform the addition, four full adders are used for the lower 4 bits and four half adders are used for the upper 4 bits. This yields a significant savings in circuit area.

```verilog
input [7:0] a, b;
output [8:0] y;
function [8:0] add_lt_10;
input [7:0] a, b;
reg [7:0] temp;
begin
  if (b < 10)
    temp = b;
  Z <= A + B + D;
endfunction
```
Verilog Reference Guide

Using State Information

When you build finite state machines, you can often specify a constant value of a signal in a particular state. You can write your Verilog description so that Foundation Express produces a more efficient circuit.

The following example shows the Verilog description of a simple finite state machine.

```verilog
module machine (x, clock, current_state, z);

input   x, clock;
output [1:0] current_state;
output  z;

reg [1:0]  current_state;
reg     z;
/* Redeclared as reg so they can be assigned to in always statements. By default, ports are wires and cannot be assigned to in 'always' */
reg [1:0] next_state;
reg previous_z;

parameter [1:0] set0  = 0,
               hold0 = 1,
               set1  = 2;

always @ (x or current_state) begin case (current_state)
  //synopsys full_case
  /* declared full_case to avoid extraneous latches */
  set0:
    begin
```
Writing Circuit Descriptions

z = 0;               //set z to 0
next_state = hold0;
end

hold0:
begin
    z = previous_z;  //hold value of z
    if (x == 0)
        next_state = hold0;
    else
        next_state = set1;
end

set1:
begin
    z = 1;            //set z to 1
    next_state = set0;
end
endcase
end

always @(posedge clock) begin
    current_state = next_state;
    previous_z    = z;
end
endmodule

In the state hold0, the output z retains its value from the previous state. To synthesize this circuit, a flip-flop is inserted to hold the state previous_z. However, you can make some assertions about the value of z. In the state hold0, the value of z is always 0. This can be deduced from the fact that the state hold0 is entered only from the state set0, where z is always assigned the value 0.

The following example shows how the Verilog description can be changed to use this assertion, resulting in a simpler circuit (because the flip-flop for previous_z is not required). The changed line is shown in bold.

module machine (x, clock, current_state, z);

input   x, clock;
output  [1:0]  current_state;
output   z;

reg  [1:0] current_state;
reg    z;
Describing State Machines

You can use an implicit state style or an explicit state style to describe a state machine. In the implicit state style, a clock edge (negedge or posedge) signals a transition in the circuit from one state to another.
In the explicit state style, you use a constant declaration to assign a value to all states. Each state and its transition to the next state are defined under the case statement. Use the implicit state style to describe a single flow of control through a circuit (where each state in the state machine can be reached only from one other state). Use the explicit state style to describe operations such as synchronous resets.

The following example shows a description of a circuit that sums data over three clock cycles. The circuit has a single flow of control, so the implicit style is preferable.

```verilog
module sum3 (data, clk, total);
input [7:0] data;
input clk;
output [7:0] total;

reg total;

always
begin
    @ (posedge clk)
        total = data;
    @ (posedge clk)
        total = total + data;
    @ (posedge clk)
        total = total + data;
end
endmodule
```

**Note:** With the implicit state style, you must use the same clock phase (either posedge or negedge) for each event expression. Implicit states can be updated only if they are controlled by a single clock phase.

The following example shows a description of the same circuit in the explicit state style. This circuit description requires more lines of code than the previous example, although Foundation Express synthesizes the same circuit for both descriptions.

```verilog
module sum3 (data, clk, total);
input [7:0] data;
input clk;
output [7:0] total;
```
reg total;
reg [1:0] state;

parameter S0 = 0, S1 = 1, S2 = 2;

always @ (posedge clk)
begin
    case (state)
        S0: begin
            total = data;
            state = S1;
        end
        S1: begin
            total = total + data;
            state = S2;
        end
        default : begin
            total = total + data;
            state = S0;
        end
    endcase
end
endmodule

The following example shows a description of the same circuit with a synchronous reset added. This example is coded in the explicit state style. Notice that the reset operation is addressed once before the case statement.

module SUM3 ( data, clk, total, reset );
input [7:0] data;
input clk, reset;
output [7:0] total;

reg total;
reg [1:0] state;

parameter S0 = 0, S1 = 1, S2 = 2;

always @ (posedge clk)
begin
    if (reset)
        state = S0;
else
    case (state)
    S0:begin
        total = data;
        state = S1;
    end
    S1:begin
        total = total + data;
        state = S2;
    end
    default: begin
        total = total + data;
        state = S0;
    end
endcase;
end

The following example shows how to describe the same function in the implicit state style. This style is not as efficient for describing synchronous resets. In this case, the reset operation has to be addressed for every always @ statement.

module SUM3 ( data, clk, total, reset );
input [7:0] data;
input clk, reset;
output [7:0] total;

reg total;

always
    begin: reset_label
        @ (posedge clk)
        if (reset)
            begin
                total = 8’b0;
                disable reset_label;
            end
        else
            total = data;
        @ (posedge clk)
        if (reset)
begin
  total = 8’b0;
  disable reset_label;
  end
else
  total = total + data;
end module

Minimizing Registers

In an always block that is triggered by a clock edge, every variable that has a value assigned has its value held in a flip-flop.

Organize your Verilog description so you build only as many registers as you need. The following example shows a description where extra registers are implied.

module count (clock, reset, and_bits, or_bits, xor_bits);
  input clock, reset;
  output and_bits, or_bits, xor_bits;
  reg and_bits, or_bits, xor_bits;
  reg [2:0] count;

  always @(posedge clock) begin
    if (reset)
      count = 3’60;
    else
      count = count + 1;

    and_bits = & count;
    or_bits = | count;
    xor_bits = ^ count;
  end
endmodule
This description implies the use of six flip-flops: three to hold the values of count and one each to hold and_bits, or_bits, and xor_bits. However, the values of the outputs and_bits, or_bits, and xor_bits depend solely on the values of count. Because count is registered, there is no reason to register the three outputs. The synthesized circuit is shown in the following figure.

Figure 8-11 Synthesized Circuit with Six Implied Registers

To avoid implying extra registers, you can assign the outputs from within an asynchronous always block. The following example shows the same logic described with two always blocks, one synchronous and one asynchronous, which separate registered or sequential logic from combinatorial logic. This technique is useful for describing finite state machines. Signal assignments in the synchronous always block are registered. Signal assignments in the asynchronous always block are not. Therefore, this version of the design uses three fewer flip-flops than the version in the above example.

```verilog
module count (clock, reset, and_bits, or_bits, xor_bits);
    input clock, reset;
    output and_bits, or_bits, xor_bits;
    reg and_bits, or Bits, xor_bits;
endmodule
```
reg [2:0] count;

always @(posedge clock) begin // synchronous
    if (reset)
        count = 3’b0;
    else
        count = count + 1;
end
always @(count) begin // asynchronous
    and_bits = & count;
    or_bits  = | count;
    xor_bits = ^ count;
end
endmodule

The more efficient version of the circuit is shown in the following figure.

Figure 8-12 Synthesized Circuit with Three Implied Registers

Separating Sequential and Combinatorial Assignments

To compute values synchronously and store them in flip-flops, set up an always block with a signal edge trigger. To let other values change asynchronously, make a separate always block with no signal edge trigger. Put the assignments you want clocked in the always block with the signal edge trigger and the other assignments in the other always block. This technique is used for creating Mealy machines,
such as the one in the following example. Note that out changes asynchronously with in1 or in2.

```verilog
module mealy (in1, in2, clk, reset, out);
    input in1, in2, clk, reset;
    output out;
    reg current_state, next_state, out;

    always @(posedge clk or negedge reset)
        // state vector flip-flops (sequential)
        if (!reset)
            current_state = 1'b0;
        else
            current_state = next_state;

    always @(in1 or in2 or current_state)
        // output and state vector decode (combinatorial)
        case (current_state)
            0: begin
                next_state = 1;
                out = 1'b0;
            end
            1: if (in1) begin
                next_state = 1'b0;
                out = in2;
            end else begin
                next_state = 1'b1;
                out = !in2;
            end
        endcase

    endmodule
```

The schematic for this circuit is shown in the following figure.
Don’t Care Inference

You can greatly reduce circuit area by using don’t care values. To use a don’t care value in your design, create an enumerated type for the don’t care value.

Don’t care values are best used as default assignments to variables. You can assign a don’t care value to a variable at the beginning of a module, in the default section of a case statement, or in the else section of an if statement.

Limitations of Using Don’t Care Values

In some cases, using don’t care values as default assignments can cause the following problems.

- Don’t care values create a greater potential for mismatches between simulation and synthesis.
- Defaults for variables can hide mistakes in the Verilog code.

For example, you might assign a default don’t care value to VAR. If you later assign a value to VAR, expecting VAR to be a don’t
care value, you might have overlooked an intervening condition under which VAR is assigned.

Therefore, when you assign a value to a variable (or signal) that contains a don’t care value, make sure that the variable (or signal) is really a don’t care value under those conditions. Note that assignment to an x is interpreted as a don’t care value.

**Differences Between Simulation and Synthesis**

Don’t care values are treated differently in simulation and in synthesis, and there can be a mismatch between the two. To a simulator, a don’t care is a distinct value, different from a one or a zero. In synthesis, however, a don’t care becomes a zero or a one (and hardware is built that treats the don’t care value as either a zero or a one).

Whenever a comparison is made with a variable whose value is don’t care, simulation and synthesis can differ. Therefore, the safest way to use don’t care values is to do the following.

- Assign don’t care values only to output ports
- Make sure that the design never reads output ports

These guidelines guarantee that when you simulate within the scope of the design, the only difference between simulation and synthesis occurs when the simulator indicates that an output is a don’t care value.

If you use don’t care values internally to a design, expressions Foundation Express compares to don’t care values (X) are synthesized as though values are not equal to X.

For example,

```verilog
if A = 'X' then
...
```

is synthesized as

```verilog
if FALSE then
...
```

If you use expressions comparing values with X, pre-synthesis and post-synthesis simulation results might not agree. For this reason, Foundation Express issues the following warning.
Warning: A partial don’t-care value was read in routine test line 24 in file ‘test.v’. This may cause simulation to disagree with synthesis. (HDL-171)

Propagating Constants

Constant propagation is the compile-time evaluation of expressions that contain constants. Foundation Express uses constant propagation to reduce the amount of hardware required to implement complex operators. Therefore, when you know that a variable is a constant, specify it as a constant. For example, a + operator with a constant of 1 as one of its arguments causes an incrementer, rather than a general adder, to be built. If both arguments of an operator are constants, no hardware is constructed, because Foundation Express can calculate the expression’s value and insert it directly into the circuit.

Comparators and shifters also benefit from constant propagation. When you shift a vector by a constant, the implementation requires only a reordering (rewiring) of bits, so no logic is needed.

Synthesis Issues

The next two sections describe feedback paths and latches that result from ambiguities in signal or variable assignments and asynchronous behavior.

Feedback Paths and Latches

Sometimes your Verilog source can imply combinatorial feedback paths or latches in synthesized logic. This happens when a signal or a variable in a combinatorial logic block (an always block without a posedge or negedge clock statement) is not fully specified. A variable or signal is fully specified when it is assigned under all possible conditions.

Synthesizing Asynchronous Designs

In a synchronous design, all registers use the same clock signal. That clock signal must be a primary input to the design. A synchronous design has no combinatorial feedback paths, one-shots, or delay lines. Synchronous designs perform the same function regardless of the
clock rate, as long as the rate is slow enough to allow signals to propagate all the way through the combinatorial logic between registers.

Foundation Express synthesis tools offer limited support for asynchronous designs. The most common way to produce asynchronous logic in Verilog is to use gated clocks on registers. If you use asynchronous design techniques, synthesis and simulation results might not agree. Because Foundation Express does not issue warning messages for asynchronous designs, you are responsible for verifying the correctness of your circuit.

The following examples show two approaches to the same counter design: The first example is synchronous, and the second example is asynchronous.

```verilog
module COUNT (RESET, ENABLE, CLK, Z);
input RESET, ENABLE, CLK;
output [2:0] Z;
reg [2:0] Z;

always @ (posedge CLK) begin
    if (RESET) begin
        Z = 3'b0;
    end else if (ENABLE == 1'b1) begin
        if (Z == 3'd7) begin
            Z = 3'b0;
        end else begin
            Z = Z + 3'b1;
        end
    end
end
endmodule

The following example shows an asynchronous counter design.

```verilog
module COUNT (RESET, ENABLE, CLK, Z);
input RESET, ENABLE, CLK;
output [2:0] Z;
reg [2:0] Z;
wire GATED_CLK = CLK & ENABLE;
```
always @ (posedge GATED_CLK or posedge RESET) begin
    if (RESET) begin
        Z = 3'b0;
    end else begin
        if (Z == 3'd7) begin
            Z = 3'b0;
        end else begin
            Z = Z + 3'b1;
        end
    end
endmodule

The asynchronous version of the design uses two asynchronous design techniques. The first technique is to enable the counter by ANDing the clock with the enable line. The second technique is to use an asynchronous reset. These techniques work if the proper timing relationships exist between the asynchronous control lines (ENABLE and RESET) and the clock (CLK) and if the control lines are glitch-free.

Some forms of asynchronous behavior are not supported. For example, you might expect the following circuit description of a one-shot signal generator to generate three inverters (an inverting delay line) and a NAND gate.

\[ X = A \overline{\overline{\overline{\overline{A}}}}; \]

However, this circuit description is optimized to the following.

\[ X = A \overline{A}; \text{ then } X = 1; \]

### Designing for Overall Efficiency

The efficiency of a synthesized design depends primarily on how you describe its component structure. The next two sections explain how to describe random logic and how to share complex operators.

### Describing Random Logic

You can describe random logic with many different shorthand Verilog expressions. Foundation Express often generates the same optimized logic for equivalent expressions, so your description style for random logic does not affect the efficiency of the circuit. The following example shows four groups of statements that are equiva-
lent. (Assume that a, b, and c are 4-bit variables.) Foundation Express creates the same optimized logic in all four cases.

\[
c = a \land b;
\]

\[
c[3:0] = a[3:0] \land b[3:0];
\]

\[
\]

\[
\]

\[
c[1] = a[1] \land b[1];
\]

\[
c[0] = a[0] \land b[0];
\]

\[
\text{for } (i = 0; i <= 3; i = i + 1)
\]

\[
c[i] = a[i] \land b[i];
\]

**Sharing Complex Operators**

You can use automatic resource sharing to share most operators. However, some complex operators can be shared only if you rewrite your source description more efficiently. These operators follow.

- Noncomputable array index
- Function call
- Shifter

The following example shows a circuit description that creates more functional units than necessary when automatic resource sharing is turned off.

```verilog
module rs(a, i, j, c, y, z);

input [7:0] a;
input [2:0] i, j;
input c;
output y, z;
reg y, z;

always @(a or i or j or c)
begin
  z=0;
y=0;
  if(c)
  begin
    z = a[i];
  
```
end
else
begin
    y = a[j];
end
end
endmodule

The schematic for this code description is shown in the following figure.
You can rewrite the circuit description in the above example so that it contains only one array index, as shown in the following example.
The circuit in the following example is more efficient than that in the above example, since it uses a temporary register, temp, to store the value evaluated in the if statement.

```verilog
module rs1(a, i, j, c, y, z);
    input [7:0] a;
    input [2:0] i, j;
    input c;
    output y, z;
    reg y, z;
    reg [3:0] index;
    reg temp;
    always @(a or i or j or c) begin
        if(c)
            begin
                index = i;
            end
        else
            begin
                index = j;
            end
        temp = a[index];
        z=0;
        y=0;
        if(c)
            begin
                z = temp;
            end
        else
            begin
                y = temp;
            end
    end
endmodule
```

The schematic is shown in the following figure.
Consider resource sharing whenever you use a complex operation more than once. Complex operations include adders, multipliers, shifters (only when shifting by a variable amount), comparators, and most user-defined functions.

Figure 8-15  Circuit Schematic with One-Array Index

Consider resource sharing whenever you use a complex operation more than once. Complex operations include adders, multipliers, shifters (only when shifting by a variable amount), comparators, and most user-defined functions.
Chapter 9

Verilog Syntax

This chapter presents the syntax description of the Verilog language supported by Foundation Express and is divided into the following sections:

- “Syntax”
- “Lexical Conventions”
- “Verilog Keywords”
- “Unsupported Verilog Language Constructs”

Syntax

This section presents the syntax of the supported Verilog language in Backus Naur Form (BNF) and the syntax formalism.

Note: The BNF syntax convention used in this section differs from other syntax convention used elsewhere in this manual.

BNF Syntax Formalism

White space separates lexical tokens.

name is a keyword.

<name> is a syntax construct definition.

<name> is a syntax construct item.

<name>? is an optional item.

<name>* is zero, one, or more items.

<name>+ is one or more items.

<port> <,<port>> is a comma-separated list of items.

<port> <,<port>>* is a comma-separated list of items.
::= gives a syntax definition to an item.
||= refers to an alternative syntax construct.

BNF Syntax

<source_text>
 ::= <description>*

<description>
 ::= <module>

<module>
 ::= module <name_of_module> <list_of_ports>? ;
    <module_item>*
    endmodule

<name_of_module>
 ::= <IDENTIFIER>

<list_of_ports>
 ::= ( <port> ,<port>>* )
 |||= ( )

<port>
 ::= <port_expression>?
 |||= . <name_of_port> { <port_expression>? } 

<port_expression>
 ::= <port_reference>
 |||= { <port_reference> , <port_reference>>* }

<port_reference>
 ::= <name_of_variable>
 |||= <name_of_variable> [ <expression> ]
 |||= <name_of_variable> [ <expression> : <expression> ]

<name_of_port>
 ::= <IDENTIFIER>
<name_of_variable>
::= <IDENTIFIER>

<module_item>
::= <parameter_declaration>
||= <input_declaration>
||= <output_declaration>
||= <inout_declaration>
||= <net_declaration>
||= <reg_declaration>
||= <integer_declaration>
||= <gate_instantiation>
||= <module_instantiation>
||= <continuous_assign>
||= <function>

<function>
::= function <range>? <name_of_function> ;
    <func_declaration>*
    <statement_or_null>
endfunction

<name_of_function>
::= <IDENTIFIER>

<func_declaration>
::= <parameter_declaration>
||= <input_declaration>
||= <reg_declaration>
||= <integer_declaration>

<always>
::= always @ ( <identifier> or <identifier> )
||= always @ ( posedge <identifier> )
||= always @ ( negedge <identifier> )
||= always @ ( <edge> or <edge> or ... )

<edge>
::= posedge <identifier>
||= negedge <identifier>
<parameter_declaration>
    ::= parameter <range>? <list_of_assignments> ;

<input_declaration>
    ::= input <range>? <list_of_variables> ;

<output_declaration>
    ::= output <range>? <list_of_variables> ;

<inout_declaration>
    ::= inout <range>? <list_of_variables> ;

<net_declaration>
    ::= <NETTYPE> <charge_strength>? <expandrange>? <delay>? <list_of_variables> ;
                      ||= <NETTYPE><drive_strength>? <expandrange>? <delay>? <list_of_assignments> ;

<NETTYPE>
    ::= wire
           ||= wor
           ||= wand
           ||= tri

<expandrange>
    ::= <range>
           ||= scalared <range>
           ||= vectored <range>

<reg_declaration>
    ::= reg <range>? <list_of_register_variables> ;

<integer_declaration>
    ::= integer <list_of_integer_variables> ;

<continuous_assign>
    ::= assign <drive_strength>? <delay>? <list_of_assignments> ;
<list_of_variables>
  ::= <name_of_variable> <, <name_of_variable>>*

<name_of_variable>
  ::= <IDENTIFIER>

<list_of_register_variables>
  ::= <register_variable> <, <register_variable>>*

<register_variable>
  ::= <IDENTIFIER>

<list_of_integer_variables>
  ::= <integer_variable> <, <integer_variable>>*

<integer_variable>
  ::= <IDENTIFIER>

<charge_strength>
  ::= ( small )
  | = ( medium )
  | | = ( large )

<drive_strength>
  ::= ( <STRENGTH0> , <STRENGTH1> )
  | | = ( <STRENGTH1> , <STRENGTH0> )

<STRENGTH0>
  ::= supply0
  | | = strong0
  | | = pull0
  | | = weak0
  | | = highz0

<STRENGTH1>
  ::= supply1
  | | = strong1
  | | = pull1
  | | = weak1
  | | = highz1
<range>
  ::= [ <expression> : <expression> ]

<list_of_assignments>
  ::= <assignment> <, <assignment>>*

<gate_instantiation>
  ::= <GATETYPE> <drive_strength>? <delay>?<gate_instance> <, <gate_instance>>* ;

<GATETYPE>
  ::= and
  | = nand
  | = or
  | = nor
  | = xor
  | = xnor
  | = buf
  | = not

<gate_instance>
  ::= <name_of_gate_instance>? ( <terminal> <, <terminal>>* )

<name_of_gate_instance>
  ::= <IDENTIFIER>

<terminal>
  ::= <identifier>
    | | = <expression>

<module_instantiation>
  ::= <name_of_module>
    <parameter_value_assignment>?<module_instance> <, <module_instance>>* ;

<name_of_module>
  ::= <IDENTIFIER>
<parameter_value_assignment> ::= #( <expression> <,<expression>>*)

<module_instance> ::= <name_of_module_instance> ( <list_of_module_terminals>? )

<name_of_module_instance> ::= <IDENTIFIER>

<list_of_module_terminals> ::= <module_terminal>? <,<module_terminal>>* ||= <named_port_connection> <,<named_port_connection>>*

<module_terminal> ::= <identifier> ||= <expression>

<named_port_connection> ::= . IDENTIFIER ( <identifier> ) ||= . IDENTIFIER ( <expression> )

<statement> ::= <assignment> ||= if ( <expression> ) <statement_or_null>
||= if ( <expression> )
||= if ( <expression> )
||= else <statement_or_null>
||= case ( <expression> ) <case_item>* endcase
||= casex ( <expression> ) <case_item>* endcase
||= casez ( <expression> ) <case_item>* endcase
||= for ( <assignment> ; <expression> ; <assignment> ) <statement>
Verilog Reference Guide

||= <seq_block>
||= disable <IDENTIFIER> ;
||= forever <statement>
||= while ( <expression> ) <statement>

<statement_or_null>
 ::= statement
 ||= ;

<assignment>
 ::= <lvalue> = <expression>

<case_item>
 ::= <expression> <,<expression>>* : 
<statement_or_null>
 ||= default : <statement_or_null>
 ||= default <statement_or_null>

<seq_block>
 ::= begin 
<statement>*
 end
 ||= begin : <name_of_block>
<block_declaration>*
<statement>*
 end

<name_of_block>
 ::= <IDENTIFIER>

<block_declaration>
 ::= <parameter_declaration>
 ||= <reg_declaration>
 ||= <integer_declaration>

<lvalue>
 ::= <IDENTIFIER>
 ||= <IDENTIFIER> [ <expression> ]
 ||= <concatenation>
<expression>
::= <primary>
    | = <UNARY_OPERATOR> <primary>
    | = <expression> <BINARY_OPERATOR>
    | = <expression> ? <expression> : <expression>

<UNARY_OPERATOR>
::= !
    | = ~
    | = &
    | = ~&
    | = |
    | = ~|
    | = ^
    | = ~^
    | = -
    | = +

<BINARY_OPERATOR>
::=  +
    | = -
    | = *
    | = /
    | = %
    | = ==
    | = !=
    | = &&
    | = ||
    | = <
    | = <=
    | = >
    | = >=
    | = |
    | = <<
    | = >>

<primary>
::= <number>
    | = <identifier>
    | = <identifier> [ <expression> ]
    | = <identifier> [ <expression> : <expression> ]
    | = <concatenation>
    | = <multiple_concatenation>
\[
\begin{align*}
\text{||} &= \text{<function\_call>} \\
\text{||} &= (\text{<expression>}) \\

\text{<number>}
\quad &::= \text{<NUMBER>}
\quad | = \text{<BASE> <NUMBER>}
\quad | = \text{<SIZE> <BASE> <NUMBER>}

\text{<NUMBER>}
\quad A\text{ number can have any of the following characters:}
\quad 0123456789abcdefxzABCDEFXZ

\text{<SIZE>}
\quad &::= \text{'b}
\quad | = \text{'B}
\quad | = \text{'o}
\quad | = \text{'O}
\quad | = \text{'d}
\quad | = \text{'D}
\quad | = \text{'h}
\quad | = \text{'H}

\text{<SIZE>}
\quad A\text{ size can have any number of the following digits: 0123456789.}

\text{<concatenation>}
\quad &::= \{ \text{<expression> <, <expression>>*} \}

\text{<multiple\_concatenation>}
\quad &::= \{ \text{<expression> <, <expression>>*} \}

\text{<function\_call>}
\quad &::= \text{<name\_of\_function> ( <expression> <, <expression>>* )}

\text{<name\_of\_function>}
\quad &::= \text{<IDENTIFIER>}

\text{<identifier>}
\end{align*}
\]
An identifier is any sequence of letters, digits, and the underscore character ( _ ), where the first character is a letter or underscore. Upper case and lower case letters are treated as different characters. Identifiers can be any size, and all characters are significant. Escaped identifiers start with the backslash character (\) and end with a space. The leading backslash character (\) is not part of the identifier. Use escaped identifiers to include any printable ASCII characters in an identifier.

```
<delay>
::= # <NUMBER>
| | = # <identifier>
| | = # ( <expression> <,<expression>>* )
```

**Lexical Conventions**

Foundation Express uses lexical conventions that are nearly identical to those of the Verilog language. The types of lexical tokens that Foundation Express uses are described in the following subsections.

- “White Space”
- “Comments”
- “Numbers”
- “Identifiers”
- “Operators”
- “Macro Substitution”
- “Include Construct”
- “Simulation Directives”
- “Verilog System Functions”

**White Space**

White space separates words in the input description and can contain spaces, tabs, new lines, and form feeds. You can place white space anywhere in the description. Foundation Express ignores white space.
Comments

You can enter comments anywhere in a Verilog description in two forms.

- Beginning with two backslashes //
  Foundation Express ignores all text between these characters and the end of the current line.

- Beginning with the two characters /* and ending with */
  Foundation Express ignores all text between these characters, so you can continue comments over more than one line.

Note: You cannot nest comments.

Numbers

You can declare numbers in several different radices and bit-widths. A radix is the base number on which a numbering system is built. For example, the binary numbering system has a radix of 2, octal has a radix of 8, and decimal has a radix of 10.

You can use these three number formats.

- A simple decimal number that is a sequence of digits between 0 and 9
  All constants declared in this way are assumed to be 32-bit numbers.

- A number that specifies the bit-width, as well as the radix
  These numbers are the same as the previous format, except they are preceded by a decimal number that specifies the bit-width.

- A number followed by a two-character sequence prefix that specifies the number’s size and radix
  The radix determines which symbols you can include in the number. Constants declared this way are assumed to be 32-bit numbers. Any of these numbers can include underscores (_). The underscores improve readability and do not affect the value
of the number. The table below summarizes the available radices and valid characters for the number.

**Table 9-1  Verilog Radices**

<table>
<thead>
<tr>
<th>Name</th>
<th>Character Prefix</th>
<th>Valid Characters</th>
</tr>
</thead>
<tbody>
<tr>
<td>binary</td>
<td>'b</td>
<td>0 1 x z Z _ ?</td>
</tr>
<tr>
<td>octal</td>
<td>'o</td>
<td>0–7 x z Z _ ?</td>
</tr>
<tr>
<td>decimal</td>
<td>'d</td>
<td>0–9 _</td>
</tr>
<tr>
<td>hexadecimal</td>
<td>'h</td>
<td>0–9 a–f A–F x X z Z _ ?</td>
</tr>
</tbody>
</table>

The following are examples of valid Verilog number declarations.

391 // 32-bit decimal number
'h3a13 // 32-bit hexadecimal number
10'o1567 // 10-bit octal number
3'b010 // 3-bit binary number
4'd9 // 4-bit decimal number
40'hFF_FFFF_FFFF // 40-bit hexadecimal number
2'bxx // 2-bits don’t care
3'bzzz // 3-bits high-impedance

**Identifiers**

Identifiers are user-defined words for variables, function names, module names, and instance names. Identifiers can be composed of letters, digits, and the underscore character (_). The first character of an identifier cannot be a number. Identifiers can be any length. Identifiers are case-sensitive, and all characters are significant.

An identifier that contains special characters, begins with numbers, or has the same name as a keyword can be specified as an escaped identifier. An escaped identifier starts with the backslash character (\) followed by a sequence of characters, followed by white space.

The following are sample escaped identifiers.

\a+b                   \3state
\module                \(a&b)|c

The Verilog language supports the concept of hierarchical names, which can be used to access variables of submodules directly from a higher-level module. Foundation Express partially supports hierarchical names. (For more information, see “Unsupported Verilog Language Constructs” section of this chapter.)
Operators

Operators are one-character or two-character sequences that perform operations on variables. Some examples of operators are +, -, ^, <=, and >>. Operators are described in detail in the “Operators” section of the “Expressions” chapter.

Macro Substitution

Macro substitution assigns a string of text to a macro variable. The string of text is inserted into the code where the macro is encountered. The definition begins with the back quotation mark ("), followed by the keyword define, followed by the name of the macro variable. All text from the macro variable until the end of the line is assigned to the macro variable.

You can declare and use macro variables anywhere in the description. The definitions can carry across several files that are read into Foundation Express at the same time. To make a macro substitution, type a back quotation mark ("), followed by the macro variable name.

Some sample macro variable declarations are shown in the following example.

`define highbits 31:29
`define bitlist {first, second, third}
wire [31:0] bus;
`bitlist = bus[‘highbits];

Text macros are not supported when used with sized constants, as shown in the following example.

`define SIZE 4

module test (in, out);
output [3:0] out;
input [3:0] in;

assign out = ’SIZE'b0101; //text macro from ‘define
  //statement cannot be used with a sized constant
endmodule

Include Construct

The include construct in Verilog is similar to the #include directive in C. You can use this construct to include Verilog code, such as type
declarations and functions, from one module into another module. The following example shows an application of the include construct.

Contents of file1.v

```
'define WORDSIZE 8
function [WORDSIZE-1:0] fastadder;
  .
endfunction
```

Contents of secondfile

```
module secondfile (in1,in2,out)
  `'include "file1.v"
  wire [WORDSIZE-1:0] temp;
  assign temp = fastadder (in1,in2);
  .
  endmodule
```

Included files can include other files, up to 24 levels of nesting. You cannot use the include construct recursively.

Simulation Directives

Simulation directives refer to special commands that affect the operation of the Verilog HDL Simulator. You can include these directives in your design description, because Foundation Express parses and ignores them.

```
'accelerate
'celldefine
'default_nettype
'endcelldefine
'endprotect
'expand_vectornets
'noaccelerate
'noexpand_vectornets
'noremove_netnames
'nounconnected_drive
'protect
'remove_netnames
```
Verilog Reference Guide

Verilog System Functions

Verilog system functions are implemented by the Verilog HDL simulators to generate input or output during simulation. Their names start with a dollar sign ($). Foundation Express parses and ignores Verilog system functions.
## Verilog Keywords

Verilog uses keywords to interpret an input file. You cannot use these words as user variable names unless you use an escaped identifier. For more information, see the “Identifiers” section of this chapter.

<table>
<thead>
<tr>
<th>always</th>
<th>and</th>
<th>assign</th>
<th>begin</th>
</tr>
</thead>
<tbody>
<tr>
<td>buf</td>
<td>bufif0</td>
<td>bufif1</td>
<td>case</td>
</tr>
<tr>
<td>casex</td>
<td>casez</td>
<td>cmos</td>
<td>deassign</td>
</tr>
<tr>
<td>default</td>
<td>defparam</td>
<td>disable</td>
<td></td>
</tr>
<tr>
<td>end</td>
<td>endcase</td>
<td>endfunction</td>
<td>endmodule</td>
</tr>
<tr>
<td>endprimitive</td>
<td>endtable</td>
<td>endtask</td>
<td>event</td>
</tr>
<tr>
<td>for</td>
<td>force</td>
<td>forever</td>
<td>fork</td>
</tr>
<tr>
<td>function</td>
<td>highz0</td>
<td>highz1</td>
<td>if</td>
</tr>
<tr>
<td>initial</td>
<td>inout</td>
<td>input</td>
<td>integer</td>
</tr>
<tr>
<td>join</td>
<td>large</td>
<td>medium</td>
<td>module</td>
</tr>
<tr>
<td>nand</td>
<td>negedge</td>
<td>nmos</td>
<td>nor</td>
</tr>
<tr>
<td>not</td>
<td>notif0</td>
<td>notif1</td>
<td>or</td>
</tr>
<tr>
<td>output</td>
<td>parameter</td>
<td>pmos</td>
<td>posedge</td>
</tr>
<tr>
<td>primitive</td>
<td>pulldown</td>
<td>pullup</td>
<td>pull0</td>
</tr>
<tr>
<td>pull1</td>
<td>rcmos</td>
<td>reg</td>
<td>release</td>
</tr>
<tr>
<td>repeat</td>
<td>rmnos</td>
<td>rpmos</td>
<td>rtran</td>
</tr>
<tr>
<td>rtranif0</td>
<td>rtranif1</td>
<td>scalared</td>
<td>small</td>
</tr>
<tr>
<td>strong0</td>
<td>strong1</td>
<td>supply0</td>
<td>supply1</td>
</tr>
<tr>
<td>tran</td>
<td>tranif0</td>
<td>tranif1</td>
<td>tri</td>
</tr>
<tr>
<td>triand</td>
<td>trior</td>
<td>trireg</td>
<td>tri0</td>
</tr>
<tr>
<td>tri1</td>
<td>vectored</td>
<td>wait</td>
<td>wand</td>
</tr>
<tr>
<td>weak0</td>
<td>weak1</td>
<td>while</td>
<td>wire</td>
</tr>
<tr>
<td>wor</td>
<td>xnor</td>
<td>xor</td>
<td></td>
</tr>
</tbody>
</table>

---

**Verilog Syntax**

**Verilog Reference Guide** 9-17
Unsupported Verilog Language Constructs

Foundation Express does not support the following Verilog constructs.

- Unsupported definitions and declarations
- Unsupported statements
- Unsupported operators
- Unsupported gate-level constructs
- Unsupported miscellaneous constructs

Constructs added to the Verilog Simulator in versions after Verilog 1.6 might not be supported.

If you use an unsupported construct in a Verilog description, Foundation Express issues a syntax error such as the following.

```
event is not supported
```

Unsupported Definitions and Declaration

Foundation Express does not support the following Verilog constructs.

- primitive definition
- time declaration
- event declaration
- triand, trior, tril, tri0, and trireg net types
- Ranges and arrays for integers

Unsupported Statements

Foundation Express does not support the following Verilog constructs.

- defparam statement
- initial statement
- repeat statement
- delay control
• event control
• wait statement
• fork statement
• deassign statement
• force statement
• release statement

Unsupported Operators

Foundation Express does not support the following Verilog constructs.
• Case equality and inequality operators (=== and !==)
• Division and modulus operators for variables

Unsupported Gate-Level Constructs

Foundation Express does not support the following Verilog gate-level constructs.
• nmos
• pmos
• cmos
• rmmos
• rpmos
• rcmos,
• pullup
• pulldown
• tranif0
• tranif1
• rtran
• rtranif0
• rtranif1
Appendix A

Examples

This appendix presents examples that demonstrate basic concepts of Foundation Express.

- “Count Zeros—Combinatorial Version”
- “Count Zeros—Sequential Version”
- “Drink Machine—State Machine Version”
- “Drink Machine—Count Nickels Version”
- “Carry-Lookahead Adder”

Count Zeros—Combinatorial Version

Using this circuit is one possible solution to a design problem. Given an 8-bit value, the circuit must determine two things:

- The presence of a value containing exactly one sequence of zeros
- The number of zeros in the sequence (if any)

The circuit must complete this computation in a single clock cycle. The input to the circuit is an 8-bit value, and the two outputs the circuit produces are the number of zeros found and an error indication.

A valid value contains only one series of zeros. If more than one series of zeros appears, the value is invalid. A value consisting of all ones is a valid value. If a value is invalid, the count of zeros is set to zero. An example follows,

- The value 00000000 is valid, and the count is eight zeros.
- The value 11000111 is valid, and the count is three zeros.
- The value 00111110 is invalid.
A Verilog description and a schematic of the circuit are shown in the following example and figure.

```verilog
module count_zeros(in, out, error);
  input [7:0] in;
  output [3:0] out;
  output error;
  function legal;
  input [7:0] x;
  reg seenZero, seenTrailing;
  integer i;
  begin : _legal_block
    legal = 1; seenZero = 0; seenTrailing = 0;
    for ( i=0; i <= 7; i=i+1 )
      if ( seenTrailing && (x[i] == 1'b0) ) begin
        legal = 0;
        disable _legal_block;
      end
      else if ( seenZero && (x[i] == 1'b1) )
        seenTrailing = 1;
      else if ( x[i] == 1'b0 )
        seenZero = 1;
    end
  endfunction

  function [3:0] zeros;
  input [7:0] x;
  reg   [3:0] count;
  integer i;
  begin
    count = 0;
    for ( i=0; i <= 7; i=i+1 )
      if ( x[i] == 1'b0 ) count = count + 1;
    zeros = count;
  end
endfunction

  wire is_legal = legal(in);
  assign error = ! is_legal;
  assign out   = is_legal ? zeros(in) : 1'b0;
endmodule
```
Examples

Count Zeros—Combinatorial Version

This example shows two Verilog functions: legal and zeros. The function legal determines if the value is valid. It returns a 1-bit value: either 1 for a valid value or 0 for an invalid value. The function zeros cycles through all bits of the value, counts the number of zeros, and returns the appropriate value. The two functions are controlled by continuous assignment statements at the bottom of the module definition. This example shows a combinatorial (parallel) approach to counting zeros; the next example shows a sequential (serial) approach.

Count Zeros—Sequential Version

The following example and figure show a sequential (clocked) solution to the "count zeros" design problem. The circuit specification is slightly different from the specification in the combinatorial solution. The circuit now accepts the 8-bit string serially, 1 bit per clock cycle, using the data and clk inputs. The other two inputs follow.

- reset, which resets the circuit
- read, which causes the circuit to begin accepting data

The circuit’s three outputs follow.

- is_legal, which is true if the data is a valid value

Figure A-1  Count Zeros—Combinatorial Version Block Diagram
data_ready, which is true at the first invalid bit or when all 8 bits have been processed

zeros, which is the number of zeros if is_legal is true

```verilog
module count_zeros(data, reset, read, clk, zeros, is_legal,
    data_ready);

parameter TRUE=1, FALSE=0;

input  data, reset, read, clk;
output is_legal, data_ready;
output [3:0] zeros;
reg  [3:0] zeros;

reg is_legal, data_ready;
reg seenZero, new_seenZero;
reg seenTrailing, new_seenTrailing;
reg new_is_legal;
reg new_data_ready;
reg [3:0] new_zeros;
reg [2:0] bits_seen, new_bits_seen;

always @ ( data or reset or read or is_legal
    or data_ready or seenTrailing or
    seenZero or zeros or bits_seen ) begin
    if ( reset ) begin
        new_data_ready   = FALSE;
        new_is_legal     = TRUE;
        new_seenZero     = FALSE;
        new_seenTrailing = FALSE;
        new_zeros        = 0;
        new_bits_seen    = 0;
    end
    else begin
        new_is_legal     = is_legal;
        new_seenZero     = seenZero;
        new_seenTrailing = seenTrailing;
        new_zeros        = zeros;
        new_bits_seen    = bits_seen;
        new_data_ready   = data_ready;
        if ( read ) begin
            if ( seenTrailing && (data == 0) )
                begin
```
new_is_legal   = FALSE;
new_zeros      = 0;
new_data_ready = TRUE;
end
else if ( seenZero && (data == 1'b1) )
   new_seenTrailing = TRUE;
else if ( data == 1'b0 ) begin
   new_seenZero     = TRUE;
   new_zeros        = zeros + 1;
end
if ( bits_seen == 7 )
   new_data_ready = TRUE;
else
   new_bits_seen = bits_seen+1;
end
end
always @ ( posedge clk) begin
   zeros = new_zeros;
   bits_seen = new_bits_seen;
   seenZero  = new_seenZero;
   seenTrailing = new_seenTrailing;
   is_legal  = new_is_legal;
   data_ready = new_data_ready;
end
endmodule
The next design is a vending control unit for a soft drink vending machine. The circuit reads signals from a coin-input unit and sends outputs to a change-dispensing unit and a drink-dispensing unit.

Input signals from the coin-input unit are nickel_in (nickel deposited), dime_in (dime deposited), and quarter_in (quarter deposited).

Outputs to the vending control unit are collect (collect coins), to the coin-input unit; nickel_out (nickel change) and dime_out (dime change), to the change-dispensing unit; and dispense (dispense drink), to the drink-dispensing unit. The price of a drink is 35 cents.

The Verilog description for this design, shown in the following example uses a state machine description style. The description includes the state_vector directive, which enables Foundation Express to extract an equivalent state machine.

'`define vend_a_drink {D, dispense, collect} = {IDLE, 2'b11}

module drink_machine(nickel_in, dime_in, quarter_in, collect, nickel_out, dime_out, dispense, reset, clk);

parameter IDLE=0, FIVE=1, TEN=2, TWENTY_FIVE=3, FIFTEEN=4, THIRTY=5, TWENTY=6, OWE_DIME=7;
input nickel_in, dime_in, quarter_in, reset, clk;
output collect, nickel_out, dime_out, dispense;

reg collect, nickel_out, dime_out, dispense;
reg [2:0] D, Q; /* state */
// synopsys state_vector Q
always @ ( nickel_in or dime_in or quarter_in or reset )
begin
    nickel_out = 0;
    dime_out = 0;
    dispense = 0;
    collect = 0;

    if ( reset ) D = IDLE;
    else begin
        D = Q;
    end

    case ( Q )
    IDLE:
        if (nickel_in) D = FIVE;
        else if (dime_in) D = TEN;
        else if (quarter_in) D = TWENTY_FIVE;
    FIVE:
        if(nickel_in) D = TEN;
        else if (dime_in) D = FIFTEEN;
        else if (quarter_in) D = THIRTY;
    TEN:
        if (nickel_in) D = FIFTEEN;
        else if (dime_in) D = TWENTY;
        else if (quarter_in) 'vend_a_drink;
    TWENTY_FIVE:
        if( nickel_in) D = THIRTY;
        else if (dime_in) 'vend_a_drink;
        else if (quarter_in) begin
            'vend_a_drink;
            nickel_out = 1;
            dime_out = 1;
            end
    FIFTEEN:
        if (nickel_in) D = TWENTY;
        else if (dime_in) D = TWENTY_FIVE;

Verilog Reference Guide
else if (quarter_in) begin
    'vend_a_drink;
    nickel_out = 1;
end

THIRTY:
    if (nickel_in)   'vend_a_drink;
    else if (dime_in) begin
        'vend_a_drink;
        nickel_out = 1;
    end
    else if (quarter_in) begin
        'vend_a_drink;
        dime_out = 1;
        D = OWE_DIME;
    end

TWENTY:
    if (nickel_in)   D = TWENTY_FIVE;
    else if (dime_in) D = THIRTY;
    else if (quarter_in) begin
        'vend_a_drink;
        dime_out = 1;
    end

OWE_DIME:
    begin
        dime_out = 1;
        D = IDLE;
    end
endcase
end

always @ (posedge clk ) begin
    Q = D;
end
endmodule
The following example uses the same design parameters as the previous example with the same input and output signals. In this version, a counter counts the number of nickels deposited. This counter is incremented by one if the deposit is a nickel, by two if it’s a dime, and by five if it’s a quarter.

```
module drink_machine(nickel_in, dime_in, quarter_in, collect, nickel_out, dime_out, dispense, reset, clk);
```

```
input nickel_in, dime_in, quarter_in, reset, clk;
output nickel_out, dime_out, collect, dispense;
```

```
reg nickel_out, dime_out, dispense, collect;
reg [3:0] nickel_count, temp_nickel_count;
reg temp_return_change, return_change;
```

```
always @ ( nickel_in or dime_in or quarter_in or collect or temp_nickel_count or reset or nickel_count or return_change) begin
    nickel_out = 0;
    dime_out   = 0;
    dispense   = 0;
```

Figure A-3  Drink Machine—State Machine Version Block Diagram

**Drink Machine—Count Nickels Version**

The following example uses the same design parameters as the previous example with the same input and output signals. In this version, a counter counts the number of nickels deposited. This counter is incremented by one if the deposit is a nickel, by two if it’s a dime, and by five if it’s a quarter.
```verilog
// Check whether money has come in
if (! reset) begin
    temp_nickel_count = nickel_count;
    if (nickel_in)
        temp_nickel_count = temp_nickel_count + 1;
    else if (dime_in)
        temp_nickel_count = temp_nickel_count + 2;
    else if (quarter_in)
        temp_nickel_count = temp_nickel_count + 5;
end

// correct amount deposited?
if (temp_nickel_count >= 7) begin
    temp_nickel_count = temp_nickel_count - 7;
    dispense = 1;
    collect = 1;
end

// return change
if (return_change || collect) begin
    if (temp_nickel_count >= 2) begin
        dime_out = 1;
        temp_nickel_count = temp_nickel_count - 2;
        temp_return_change = 1;
    end
    if (temp_nickel_count == 1) begin
        nickel_out = 1;
        temp_nickel_count = temp_nickel_count - 1;
    end
end
end
always @ (posedge clk ) begin
    nickel_count = temp_nickel_count;
    return_change = temp_return_change;
end
endmodule
```
The figure and example in this section show how to build a 32-bit carry-lookahead adder. The adder is built by partitioning of the 32-bit input into eight slices of 4 bits each. The PG module computes propagate and generate values for each of the eight slices.

Propagate (output P from PG) is 1 for a bit position if that position propagates a carry from the next-lower position to the next-higher position. Generate (output G) is 1 for a bit position if that position generates a carry to the next-higher position, regardless of the carry-in from the next-lower position.

The carry-lookahead logic reads the carry-in, propagate, and generate information computed from the inputs. It computes the carry value for each bit position. This logic makes the addition operation an XOR of the inputs and the carry values.

The following list shows the order in which the carry values are computed by a three-level tree of 4-bit carry-lookahead blocks (illustrated in the previous figure):

1. The first level of the tree computes the 32 carry values and the 8 group propagate and generate values. Each of the first-level group propagate and generate values tells if that 4-bit slice prop-
agates and generates carry values from the next-lower group to
the next-higher. The first-level lookahead blocks read the group
carry computed at the second level.

2. At the second level of the tree, the lookahead blocks read the
group propagate and generate information from the four first-
level blocks and then compute their own group propagate and
generate information. They also read group carry information
computed at the third level to compute the carries for each of the
third-level blocks.

3. At the third level of the tree, the third-level block reads the prop-
agate and generate information of the second level to compute a
propagate and generate value for the entire adder. It also reads
the external carry to compute each second-level carry. The carry-
out for the adder is 1 if the third-level generate is 1 or if the third-
level propagate is 1 and the external carry is 1.

The third-level carry-lookahead block can process four second-level
blocks. Because there are only two second-level blocks in the
previous figure, the high-order 2 bits of the computed carry are
ignored, the high-order 2 bits of the generate input to the third-level
are set to 00 (zero), and the propagate high-order bits are set to 11.
This causes the unused portion to propagate carries but not to
generate them.

The following figure shows the three levels of a block diagram of the
32-bit carry-lookahead adder. The following example shows the code
for the adder.
Figure A-5  Carry-Lookahead Adder Block Diagram
'define word_size 32
'define word ['word_size-1:0]

'define n 4
'define slice ['n-1:0]

'define s0 (1*'n)-1:0*"n
'define s1 (2*'n)-1:1*"n
'define s2 (3*'n)-1:2*"n
'define s3 (4*'n)-1:3*"n
'define s4 (5*'n)-1:4*"n
'define s5 (6*'n)-1:5*"n
'define s6 (7*'n)-1:6*"n
'define s7 (8*'n)-1:7*"n

module cla32_4(a, b, cin, s, cout);
input 'word a, b;
input cin;
output 'word s;
output cout;
wire [7:0] gg, gp, gc; // Group generate, propagate, carry
wire gggg, gggp; // Third-level gen., prop.

bitslice i0(a['s0], b['s0], gc[0], s['s0], gp[0], gg[0]);
bitslice i1(a['s1], b['s1], gc[1], s['s1], gp[1], gg[1]);
bitslice i2(a['s2], b['s2], gc[2], s['s2], gp[2], gg[2]);
bitslice i3(a['s3], b['s3], gc[3], s['s3], gp[3], gg[3]);
bitslice i4(a['s4], b['s4], gc[4], s['s4], gp[4], gg[4]);
bitslice i5(a['s5], b['s5], gc[5], s['s5], gp[5], gg[5]);
bitslice i6(a['s6], b['s6], gc[6], s['s6], gp[6], gg[6]);
bitslice i7(a['s7], b['s7], gc[7], s['s7], gp[7], gg[7]);

cla c0(gp[3:0], gq[3:0], gcc[0], gc[3:0], gq[0], gg[0]);
cla cl(gp[7:4], gq[7:4], gcc[1], gc[7:4], gq[1], gg[1]);
assign ggp[3:2] = 2'b11;
assign ggg[3:2] = 2'b00;
Examples

```verilog
module bitslice(a, b, cin, s, gp, gg);
    input 'slice a, b;
    input cin;
    output 'slice s;
    output gp, gg;

    wire 'slice p, g, c;
    pg i1(a, b, p, g);
    cla i2(p, g, cin, c, gp, gg);
    sum i3(a, b, c, s);
endmodule

// compute propagate and generate from input bits

module pg(a, b, p, g);
    input 'slice a, b;
    output 'slice p, g;

    assign p = a | b;
    assign g = a & b;
endmodule

// compute sum from the input bits and the carries

module sum(a, b, c, s);
    input 'slice a, b, c;
    output 'slice s;

    wire 'slice t = a ^ b;
    assign s = t ^ c;
endmodule

// n-bit carry-lookahead block
```
module cla(p, g, cin, c, gp, gg);
input 'slice p, g; // propagate and generate bits
input cin; // carry in
output 'slice c; // carry produced for each bit
output gp, gg; // group generate and group propagate

function [99:0] do_cla;
input 'slice p, g;
input cin;

begin : label
integer i;
reg gp, gg;
reg 'slice c;
gp = p[0];
gg = g[0];
c[0] = cin;
for(i = 1; i < 'n; i = i+1) begin
    gp = gp & p[i];
    gg = (gg & p[i]) | g[i];
    c[i] = (c[i-1] & p[i-1]) | g[i-1];
end
endfunction

assign {c, gp, gg} = do_cla(p, g, cin);
endmodule