# Emitter-Coupled Logic (ECL)





- All of the BJT-based logic gates discussed so far use the transistors as saturated switches.
- In addition, operation of the RTL, DTL, and TTL gates involves relatively large voltage swings on the p-n junctions.
- ECL gates are inherently <u>FASTER</u> than the other BJT-based logic gates because the transistors stay forward active and the voltage swings are small.
- The fastest commercially-available logic gates are made with ECL at the present time: sub-nanosecond propagation delays make possible off-chip data rates approaching 1 GHz.

#### Basic ECL Current Switch



- The ECL current switch acts like a differential amplifier with a fixed reference voltage at the base of Q<sub>R</sub>.
- If V<sub>IN</sub> > V<sub>REF</sub>, Q<sub>I</sub> conducts and V<sub>INV</sub> goes low. Q<sub>R</sub> cuts off, and V<sub>NINV</sub> goes high.
- If V<sub>IN</sub> < V<sub>REF</sub>, Q<sub>R</sub> conducts and V<sub>NINV</sub> goes low. Q<sub>I</sub> cuts off and V<sub>INV</sub> goes high.
- The current in R<sub>E</sub>, and hence the power dissipation, are nearly constant.

# Basic ECL: Choice of $V_{REF}$



• With a high input,  $V_{IN} = V_{CC}$ ,

 $V_{E} \approx$ 

- $Q_R$  can be held off as long as  $V_{BE2} \leq$
- V<sub>REF</sub> can thus be chosen as

$$V_{REF} =$$

# Basic ECL: Conduction of $Q_R$



With a low input, and Q<sub>1</sub> off,

 $V_E =$ 

To maintain a symmetric cut-off situation, we design so that

$$V_{BEI} = V_{OL} =$$

This may be achieved through the choice of R<sub>C</sub>, but then Q<sub>R</sub> is near saturation!

# Improved ECL Gate



- Emitter followers have been added at the output.
- The fan-out is improved.
- The speed is improved.
- Q<sub>R</sub> conducts safely in the forward active region.
- The outputs are referenced to ground for better noise immunity.

Motorola ECL I, or MECL I, was the first standard family of ECL gates and utilized the basic design shown here, with a -5.2V supply and a fixed reference voltage.

## Motorola ECL I: VTC



Approximate analysis:

Assuming a transition width of 0.1V at the input,

$$V_{IL} =$$
  
 $V_{IH} =$ 

If we neglect the base currents flowing through  $R_{Cl}$  and  $R_{CR}$ :

$$V_{OL} = V_{OH} =$$
  
Hence  $\frac{V_{OL} + V_{OH}}{2} \approx$ 

## Motorola ECL I: Dissipation



NOTE:  $P_H$  and  $P_L$  are defined with respect to the noninverting output.

# ECL: Temperature Effects

For a fixed level of current, the forward voltage across a PN junction decreases with increasing temperature



Experimental values are approximately -2mV / °C

- V<sub>OL</sub> and V<sub>OH</sub> therefore move toward ground as the temperature increases
- With a fixed V<sub>REF</sub>, ECL malfunctions for T > 60 °C. ECL II uses a temperature-compensated bias driver.

# ECL: Temperature Effects

Temperature dependence of  $V_{OH}$ :  $\frac{dV_{OH}}{dT}$ 

**Temperature dependence of V<sub>OL</sub>:** 

$$V_{OL} =$$

$$\frac{dV_{OL}}{dT} =$$

To stay centered between V<sub>OH</sub> and V<sub>OL</sub>, V<sub>REF</sub> should increase approximately 1.5mV/°C.

# Temperature-Compensated Bias Driver for ECL II



The temperature-compensated bias driver keeps  $V_{REF}$  roughly centered between  $V_{OH}$  and  $V_{OL}$ :

$$V_{REF} \approx$$

This approach is not entirely satisfactory because there may be temperature variations <u>within</u> the system.

## Standard ECL Gates



The ECL II, ECL 10k, and ECL III families all use the same circuit design and voltage supplies. The differences: resistor values and transistor device designs yield differences in power / speed performance.

#### Standard ECL Performance



For a particular BJT design, the PDP is independent of  $R_c$ .

# Switching Speed of ECL

For ECL, the switching speed is limited by the charging of parasitic capacitances through finite resistors, <u>internal</u> to the gate. External RC time constants tend to be unimportant.

•  $C_{BC}$  and  $C_{P}$  are the important capacitances.

- $\blacksquare$   $R_c$  is the important resistance.
- ECL is very fast due to:
  - the small logic swing
  - the avoidance of saturated operation in transistors
  - The use of a low-impedance emitter follower to drive the load.

## Switching Speed of ECL

Consider the turn-off of Q<sub>1</sub> in a two-input gate. At the collector of Q<sub>1</sub>:

 $V_{CI}(t) =$ 

Solving for  $V_{Cl}(t) = V_{Cl}(0) / 2$ ,  $t_p =$ 

| family   | $R_C$        | $C_{BC}$ | $t_P(calc.)$ | $t_P$ (meas.) |
|----------|--------------|----------|--------------|---------------|
| ECL II   | 295 <b>W</b> | 4 pF     | 4.1 ns       | 4.0 ns        |
| ECL 10k  | 232 <b>W</b> | 3 pF     | 2.4 ns       | 2.0 ns        |
| ECL III  | 106 <b>W</b> | 3 pF     | 1.1 ns       | 1.0 ns        |
| ECL 100k | 150 <b>W</b> | 1.5 pF   | 0.78 ns      | 0.75 ns       |

 $R_{C}$ 

 $Q_{IB}$ 

 $V_A$ 

 $Q_{BN}$ 

V<sub>NOR</sub>

## ECL 100k

#### Vintage 1985

- Oxide-isolated transistors, similar to those used in 74F TTL, reduce the parasitic capacitances and improve switching speed.
- A reduced supply voltage (4.5V vs 5.2V) reduces dissipation.
- Improved temperature compensation makes V<sub>OH</sub>, V<sub>OL</sub>, and V<sub>REF</sub> almost independent of temperature (< 0.1mV/°C for all)</p>
- A current source, driven by a second voltage reference, minimizes voltage supply sensitivity.

$$\frac{\Delta V_{OL}}{\Delta V_{EE}} = -0.25 \quad (ECL \ 10k) \qquad \qquad \frac{\Delta V_{OL}}{\Delta V_{EE}} = -0.01 \quad (ECL \ 100k)$$

ECL 100k



- V<sub>REF1</sub> is designed to be independent of temperature and supply voltage.
  - $V_{REF2}$  is independent of temperature but varies with  $V_{EE}$  such that

$$V_{REF2} - (-V_{EE}) = constant$$
$$I_{EE} = constant$$

 D<sub>L1</sub> and D<sub>L2</sub> provide output voltage T compensation ECL 100k

Consider a low output at  $V_{OR}$ , with  $Q_R$  and  $D_{L2}$  conducting:



$$I_1 =$$

$$I_{2} =$$

$$I_{EE} =$$

$$V_{OL} =$$

ECL 100k

Consider a high output at V<sub>OR</sub>, with  $Q_l$  and  $D_{L1}$ conducting:



$$I_2 =$$

$$I_1 =$$
  
 $I_{EE} =$ 

\_\_\_\_\_

$$V_{OH} =$$

## ECL 100K Bias Driver



## ECL 100K Bias Driver



 $V_{REF2}$  is T compensated:

$$V_{REF2} =$$

 $V_{REF2} =$ 

The temperature compensation is the same as for  $V_{REF1}$ . Also,  $V_{REF2}$ varies directly with  $-V_{EE}$ , so that  $V_{REF2}$  - (  $-V_{EE}$ ) is fixed.

The shunt regulator  $Q_{SH}$  guarantees fixed currents in  $Q_{S1}$ ,  $Q_{S2}$ , and  $Q_{B3}$ .

# ECL Applications and Trends

- Si ECL gates are important for high data rate applications, such as vector architecture supercomputers.
- Massively parallel processor (MPP) and Symmetric Multiprocessing (SMP) architectures will continue to bring CMOS and BiCMOS into the supercomputer arena at the expense of ECL.
- Nonetheless, ECL is projected to hold a significant market share among Si digital IC's until at least 2005 A.D.
- New materials and devices, such as GaAs/AlGaAs and Si/SiGe heterojunction bipolar transistors, may create a rebirth of ECL by boosting switching speeds to a new plateau (> 1 GHz).